The recommended power-on sequence is to apply VCC first, followed by VDD, and then reset (RST) should be set low. After that, the clock (CLK) can be applied.
To initialize the YM2413, set RST low, then set the address lines (A0-A7) to select the register, and finally set the data lines (D0-D7) to the desired value. Then, pulse RST high to latch the data.
The TEST pin is used for internal testing and should be connected to VCC or left open for normal operation. It should not be connected to GND.
The reset signal (RST) should be active low and have a pulse width of at least 10 clock cycles. The reset signal can be generated using an external reset generator or a microcontroller.
The maximum clock frequency for the YM2413 is 3.58 MHz. Exceeding this frequency may cause the chip to malfunction.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
YM2413 Overview
Use the download button to access the YM2413 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like YM241,
or try a keyword search, such as Audio Synthesizer ICs