Flash Memories||Other Memory ICs||SRAMs Footprint, Symbol and 3D Model search results

Showing 25 of 867810 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	71V3577S80BGG8 Renesas Electronics	1	The 71V3577 3.3V CMOS SRAM is organized as 128K x 36. The 71V3577 SRAM contains write, data, address and control registers. The burst mode feature offers the highest level of performance to the system designer, as it can provide four cycles of data for a single address presented to the SRAM.	BGA	71V3577S80BGG8	3D model available Symbol and footprint available 3	1 Download Model
	70T3319S133BFI8 Renesas Electronics	1	The 70T3319 is a high-speed 256K x 18 bit synchronous Dual-Port RAM that has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The 70T3319 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.	BGA	70T3319S133BFI8	3D model available Symbol and footprint available 3	1 Download Model
	71V416S12BE8 Renesas Electronics	1	The 71V416 3.3V CMOS SRAM is organized as 256K x 16. All bidirectional inputs and outputs of the 71V416 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.	BGA	71V416S12BE8	3D model available Symbol and footprint available 3	1 Download Model
	7006S35G Renesas Electronics	1	The 7006 is a high-speed 16K x 8 Dual-Port Static RAM designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode. Military grade product in compliance with MIL-PRF-38535 QML is available.	Other	7006S35G	3D model available Symbol and footprint available 3	1 Download Model

	7052S30GB Renesas Electronics	1	The 7052 is a high-speed 2K x 8 FourPort™ Static RAM to be used where multiple access into a common RAM is required. It is designed for systems where on-chip hardware port arbitration is not needed and has four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low power standby power mode. Milita	Other	7052S30GB	3D model available Symbol and footprint available 3	1 Download Model
	70T633S12BFI8 Renesas Electronics	1	The 70T633 is a high-speed 512K x 18 Asynchronous Dual-Port Static RAM designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 36-bit-or-more word system which would result in full-speed, error-free operation without the need for additional discrete logic. An automatic power down feature controlled by the chip enables (either CE0 or CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.	BGA	70T633S12BFI8	3D model available Symbol and footprint available 3	1 Download Model
	71V2556SA133BGI Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	BGA	71V2556SA133BGI	3D model available Symbol and footprint available 3	1 Download Model
	71V3559S80PFG Renesas Electronics	1	The 71V3559 3.3V CMOS Synchronous SRAM is organized as 256K x 18. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V3559 contains address, data-in and control signal registers. The outputs are flow-through (no output data register).	Quad Flat Packages	71V3559S80PFG	3D model available Symbol and footprint available 3	1 Download Model
	71V35761SA183BQG8 Renesas Electronics	1	The 71V35761 3.3V CMOS SRAM is organized as 128K x 36. It contains write, data, address and control registers. The burst mode feature offers the highest level of performance to the system designer, as the 71V35761 can provide four cycles of data for a single address presented to the SRAM.	BGA	71V35761SA183BQG8	3D model available Symbol and footprint available 3	1 Download Model
	M48Z02-150PC1 STMicroelectronics	1	STMicroelectronics SRAM, M48Z02-150PC1- 16kbit	Dual-In-Line Packages	M48Z02-150PC1	3D model available Symbol and footprint available 3	1 Download Model
	7052L35G Renesas Electronics	1	The 7052 is a high-speed 2K x 8 FourPort™ Static RAM to be used where multiple access into a common RAM is required. It is designed for systems where on-chip hardware port arbitration is not needed and has four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low power standby power mode. Milita	Other	7052L35G	3D model available Symbol and footprint available 3	1 Download Model
	70T3339S166BF Renesas Electronics	1	The 70T3339 is a high-speed 512K x 18 bit synchronous Dual-Port RAM that has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The 70T3339 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.	BGA	70T3339S166BF	3D model available Symbol and footprint available 3	1 Download Model
	71V65703S85BQI8 Renesas Electronics	1	The 71V65703 3.3V CMOS SRAM is organized as 256K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V65703 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). In the burst mode, it can provide four cycles of data for a single address presented to the SRAM.	BGA	71V65703S85BQI8	3D model available Symbol and footprint available 3	1 Download Model
	71321LA25TFGI8 Renesas Electronics	1	The 71321 is a high-speed 2K x 8 Dual-Port Static RAM with internal interrupt logic for interprocessor communications. It is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the 71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low sta	Quad Flat Packages	71321LA25TFGI8	3D model available Symbol and footprint available 3	1 Download Model
	70V3379S6BC Renesas Electronics	1	The 70V3379 is a high-speed 32K x 18 bit synchronous Dual-Port RAM that has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The 70V3379 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 3.3V.	BGA	70V3379S6BC	3D model available Symbol and footprint available 3	1 Download Model

	71V3578S133PFG8 Renesas Electronics	1	The 71V3578 3.3V CMOS SRAM is organized as 256K x 18. The 71V3578 SRAM contains write, data, address and control registers. The burst mode feature offers the highest level of performance to the system designer, as it can provide four cycles of data for a single address presented to the SRAM.	Quad Flat Packages	71V3578S133PFG8	3D model available Symbol and footprint available 3	1 Download Model
	71342LA20JG8 Renesas Electronics	1	The 71342 is a high-speed 4K x 8 Dual-Port Static RAM containing a fully independent semaphore logic block to assist in arbitrating between ports. This block contains unassigned flags which can be accessed by either side, however, only one side can control the flag at any time. An automatic power down feature, controlled by CE and SEM, permits the on-chip circuitry of each port to enter a very low standby power mode (both CE and SEM HIGH).	Plastic Leaded Chip Carrier	71342LA20JG8	3D model available Symbol and footprint available 3	1 Download Model
	70T3519S133BCI8 Renesas Electronics	1	The 70T3519 is a high-speed 256K x 36 bit synchronous Dual-Port RAM that has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The 70T3519 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.	BGA	70T3519S133BCI8	3D model available Symbol and footprint available 3	1 Download Model
	71T75602S133BGI8 Renesas Electronics	1	The 71T75602 2.5V CMOS Synchronous SRAM organized as 512K x 36 (18 Megabit). It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71T75602 contains data I/O, address and control signal registers.	BGA	71T75602S133BGI8	3D model available Symbol and footprint available 3	1 Download Model
	71V432S6PFGI8 Renesas Electronics	1	The 71V432 3.3V CMOS high-speed CacheRAM is organized as 32K x 32. The pipelined burst architecture provides cost effective 3-1-1-1 secondary cache performance for processors up to 100 MHz. The 71V432 CacheRAM contains write, data, address, and control registers. The burst mode feature offers the highest level of performance to the system designer, as it can provide four cycles of data for a single address presented to the CacheRAM.	Quad Flat Packages	71V432S6PFGI8	3D model available Symbol and footprint available 3	1 Download Model
	R1QBA4418RBG-18IB0 Renesas Electronics	1	The R1QBA4436RBG is a 4, 194, 304-word by 36-bit and the R1QBA4418RBG is a 8, 388, 608-word by 18-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, High-Spee	BGA	R1QBA4418RBG-18IB0	3D model available Symbol and footprint available 3	1 Download Model
	71256L25YGI8 Renesas Electronics	1	The 71256 5V CMOS SRAM is organized as 32K x 8. The circuit also offers a reduced power standby mode for significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability allowing operation off a 2V battery. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation. Military grade product is available.	Other	71256L25YGI8	3D model available Symbol and footprint available 3	1 Download Model
	70V24L20PFGI Renesas Electronics	1	The 70V24 is a high-speed 4K x 16 Dual-Port Static RAM designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or wider memory system applications resulting in full-speed, error-free operation without the need for additional discrete logic. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.	Quad Flat Packages	70V24L20PFGI	3D model available Symbol and footprint available 3	1 Download Model
	71T75602S150BGG Renesas Electronics	1	The 71T75602 2.5V CMOS Synchronous SRAM organized as 512K x 36 (18 Megabit). It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71T75602 contains data I/O, address and control signal registers.	BGA	71T75602S150BGG	3D model available Symbol and footprint available 3	1 Download Model
	71V3558SA166BQG8 Renesas Electronics	1	The 71V3558 3.3V CMOS Synchronous SRAM is organized as 256K x 18. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V3558 contains data I/O, address and control signal registers.	BGA	71V3558SA166BQG8	3D model available Symbol and footprint available 3	1 Download Model
20 21 22 23 24 25 26 27 28

Can't find what you're looking for? Request this part

Flash Memories||Other Memory ICs||SRAMs Model Download Search Results

Popular SRAMs