Showing 25 of 21073 results
Filter by Manufacturer
| Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action |
|---|
| Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
72831L10TF8
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L10TF8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
HAL2831UT
TDK
|
1 | Linear Hall Sensors, SENT Output, Redundancy=No | Other | HAL2831UT |
2
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
2132272831
Molex
|
1 | 1.50mm Pitch CLIK-Mate Wire-to-Board PCB Receptacle, Dual Row, Surface Mount, Vertical, 0.38µm Gold (Au) Plating, 28 Circuits, Black | Other | 2132272831 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72831L25PFI
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L25PFI |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
1801.2831
MENTOR
|
1 | THT; hor.; 3mm; R=2 way grid=5,08; green/red | Other | 1801.2831 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
SL112831G
Fischer Elektronik GmbH & Co. KG
|
1 | male header | Other | SL112831G |
2
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
09062152831
HARTING
|
1 | DIN H15 female straight 15pin, 7mm tails, PL1 | Other | 09062152831 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72831L25TFI8
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L25TFI8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
RAA2128314GSP#HA0
Renesas Electronics
|
1 | The RAA212831 is a triple output regulator combining a 4.5V to 72V input, 0.5A buck regulator with two LDO outputs. The buck regulator has a fixed switching frequency of 350kHz in Continuous Conduction mode (CCM) and operates in pulse-skipping mode at lighter loads when it enters Discontinuous Conduction mode (DCM). The two LDOs operate from a 12V (or lower) input voltage. The LDOs are rated at 100mA and 50mA of output current. The buck regulator output can be set from 1.25V to VIN×Dmax. The LDOs can suppor | Small Outline Packages | RAA2128314GSP#HA0 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
SIT8008BCF11-33S-28.311600
SiTime
|
1 | Low Power Programmable Oscillator | Other | SIT8008BCF11-33S-28.311600 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72831L10PFG
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L10PFG |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72831L10TF
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L10TF |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
ASDMB-28.3116MHZ-XY
ABRACON
|
1 | 28.3116MHZ XO (Standard) LVCMOS Oscillator 1.8V ~ 3.3V Standby (Power Down) 4-SMD, No Lead,±10ppm, 15pF,-40°C ~ +105°C. | Other | ASDMB-28.3116MHZ-XY |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
208283-1
TE Connectivity
|
1 | CPC RECPT ASSEMBLY SIZE 11-4 | Other | 208283-1 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72831L15TFI8
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L15TFI8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
MAX2831ETM+T
Analog Devices
|
0 | RF Transceivers with Integrated PA | Other | MAX2831ETM+T |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
TPS2831D
Texas Instruments
|
1 | Texas Instruments TPS2831D, Dual MOSFET Power Driver 3.5A, 4.5 → 15 V, Inverting, 14-Pin SOIC | Small Outline Packages | TPS2831D |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
6565283-1
TE Connectivity
|
1 | CONN SKT SODIMM !!! 124POS R/A SMD | Other | 6565283-1 |
2
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
LM2831YMF/NOPB
Texas Instruments
|
1 | High Frequency 1.5A Load - Step-Down DC-DC Regulator | SOT23 (5-Pin) | LM2831YMF/NOPB |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
BP2831K
BPS
|
1 | Non-isolated Buck Offline LED Driver | Small Outline Packages | BP2831K |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
LM2831YMF
Texas Instruments
|
1 | IC BUCK ADJ 1.5A | Other | LM2831YMF |
2
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
ADM6328-31ARTZ-R7
Analog Devices
|
1 | Ultralow Power, 3-Lead, Microprocessor Reset Circuits | Other | ADM6328-31ARTZ-R7 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
LM2831YSD
Texas Instruments
|
1 | IC REGULATOR BUCK 1.5A | Other | LM2831YSD |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72831L15TF8
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L15TF8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
09057482831
HARTING
|
1 | DIN E female straight 48pin, w/ board locks, 4.5mm tails, w/ coding, PL1 | Other | 09057482831 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||