B10P- Model Download Search Results

Showing 25 of 52830 results

Price & Stock Powered by Findchips

Filter by Manufacturer

Image Part Number D.S Description Package Category Prices / Stock Model Action
Image Part Number D.S Description Package Category Prices / Stock Model Action
Part Image Part Image
72805LB10PF Renesas Electronics
1 The 72805 is a 256 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72205 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for si Quad Flat Packages 72805LB10PF 1 Download Model
Part Image Part Image
72815LB10PF Renesas Electronics
1 The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for Quad Flat Packages 72815LB10PF 1 Download Model
Part Image Part Image
72845LB10PF8 Renesas Electronics
1 The 72845 is a 4K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72245 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for Quad Flat Packages 72845LB10PF8 1 Download Model
Part Image Part Image
72215LB10PFG8 Renesas Electronics
1 The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72215LB10PFG8 1 Download Model
Part Image Part Image
72825LB10PFG8 Renesas Electronics
1 The 72825 is a 1K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72225 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for Quad Flat Packages 72825LB10PFG8 1 Download Model
Part Image Part Image
72825LB10PFG Renesas Electronics
1 The 72825 is a 1K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72225 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for Quad Flat Packages 72825LB10PFG 1 Download Model
Part Image Part Image
72245LB10PFG Renesas Electronics
1 The 72245 is a 4K x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique Quad Flat Packages 72245LB10PFG 1 Download Model
Part Image Part Image
72205LB10PFG8 Renesas Electronics
1 The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72205LB10PFG8 1 Download Model
Part Image Part Image 1 Hirose A4B Series, 2mm Pitch 10 Way 1 Row Straight PCB Header, Solder Termination, 2A Header, Vertical A4B-10PA-2DSA(71) 1 Download Model
Part Image Part Image 1 USB - micro B USB 3.2 Gen 1 (USB 3.1 Gen 1, Superspeed (USB 3.0)) Receptacle Connector 10 Position Surface Mount, Right Angle; Through Hole Other ZX360D-B-10P(30) 1 Download Model
Part Image Part Image
72245LB10PFG8 Renesas Electronics
1 The 72245 is a 4K x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique Quad Flat Packages 72245LB10PFG8 1 Download Model
Part Image Part Image
72225LB10PF8 Renesas Electronics
1 The 72225 is a 1K x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique Quad Flat Packages 72225LB10PF8 1 Download Model
Part Image Part Image
72205LB10PF Renesas Electronics
1 The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72205LB10PF 1 Download Model
Part Image Part Image
72805LB10PF8 Renesas Electronics
1 The 72805 is a 256 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72205 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for si Quad Flat Packages 72805LB10PF8 1 Download Model
Part Image Part Image
72215LB10PF8 Renesas Electronics
1 The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72215LB10PF8 1 Download Model
Part Image Part Image 1 Headers & Wire Housings Other A3B-10PA-2DSA(51) 1 Download Model
Part Image Part Image 1 Headers & Wire Housings 2.5MM V SNG ROW HDR 10P THRU-HOLE GOLD Header, Shrouded - Straight PTH Box DF1B-10P-2.5DSA(01) 1 Download Model
Part Image Part Image
72225LB10PFG Renesas Electronics
1 The 72225 is a 1K x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique Quad Flat Packages 72225LB10PFG 1 Download Model
Part Image Part Image
72825LB10PF Renesas Electronics
1 The 72825 is a 1K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72225 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for Quad Flat Packages 72825LB10PF 1 Download Model
Part Image Part Image 1 Headers & Wire Housings Header, Vertical A4B-10PA-2DSA(51) 1 Download Model
Part Image Part Image
72215LB10PF Renesas Electronics
1 The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72215LB10PF 1 Download Model
Part Image Part Image
72205LB10PF8 Renesas Electronics
1 The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72205LB10PF8 1 Download Model
Part Image Part Image
72215LB10PFG Renesas Electronics
1 The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72215LB10PFG 1 Download Model
Part Image Part Image
72205LB10PFG Renesas Electronics
1 The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain techniqu Quad Flat Packages 72205LB10PFG 1 Download Model
Part Image Part Image
B10P-MQ-C(LF)(SN) JST Manufacturing
1 Board Connector, 10 Contact(s), 1 Row(s), Male, Straight, Solder Terminal B10P-MQ-C(LF)(SN) 0 Build or Request
Can't find what you're looking for? Request this part