1L-10 Footprint, Symbol and 3D Model search results

Showing 25 of 46586 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	1L-10-141-08-1 Nicomatic	1	.,	Other	1L-10-141-08-1	3D model available Symbol and footprint available 3	1 Download Model
	1L-10-141-06-1 Nicomatic	1	Conn Shrouded Header HDR 6 POS 2.54mm Solder ST Thru-Hole	Other	1L-10-141-06-1	3D model not available Symbol and footprint available 2	1 Download Model
	1L-10-2zM-nn-m_cl Nicomatic	1	Contact retention into insulator : 10N per contact Mechanical endurance : 500 operations Force : Mating 2,22N max / Unmating 0,27N min.	Other	1L-10-2zM-nn-m_cl	3D model not available Symbol and footprint available 2	1 Download Model
	DS04-254-1L-10BK Same Sky This part was updated within the past 30 days. Set alerts for model updates on the part download page.	1	10 Position, Through Hole, 2.54 mm Pitch, Raised Slide Actuator, Flat Bottom, Long Pin, DIP Switch	Dual-In-Line Packages	DS04-254-1L-10BK	3D model available Symbol and footprint available 3	1 Download Model

	SEAF-40-01-L-10-2-RA-GP-K-TR SAMTEC	1	Samtec, SEAF, SEAF-40 1.27mm Pitch 400 Way 10 Row Right Angle PCB Socket, Surface Mount, Solder Termination	Other	SEAF-40-01-L-10-2-RA-GP-K-TR	3D model available Symbol and footprint available 3	1 Download Model
	CPEX3231L-100MC Codaca Electronic Co., Ltd	1	10 µH Shielded Wirewound Inductor 55 A 1.06mOhm Max Vertical, 2 PC Pin Low Loss, Soft Saturation	Other	CPEX3231L-100MC	3D model available Symbol and footprint available 3	1 Download Model
	DS02C-254-1L-10BE Same Sky This part was updated within the past 30 days. Set alerts for model updates on the part download page.	1	10 Position, Through Hole, 2.54 mm Pitch, Raised Piano Slide Actuator, Convex Bottom, Long Pin, DIP Switch	Other	DS02C-254-1L-10BE	3D model available Symbol and footprint available 3	1 Download Model
	SEAFP-50-01-L-10-RA-GP SAMTEC	1	.050" SEARAY™ High-Speed Open-Pin-Field Array Socket, Right-Angle Press-Fit	Other	SEAFP-50-01-L-10-RA-GP	3D model available Symbol and footprint available 3	1 Download Model
	WSLP3921L1000FEA Vishay	1	Current Sense Resistors - SMD 9W 0.0001ohm 1%	Resistor Chip	WSLP3921L1000FEA	3D model available Symbol and footprint available 3	1 Download Model
	12061L104K4T2A Kyocera AVX	1	Multilayer Ceramic Capacitors MLCC - SMD/SMT 100V .1uF X8L 1206 10% Tol	Capacitor Chip Non-polarised	12061L104K4T2A	3D model available Symbol and footprint available 3	1 Download Model
	TL751L10CDR Texas Instruments	1	150-mA, 26-V Low Dropout Voltage Regulators	Small Outline Packages	TL751L10CDR	3D model available Symbol and footprint available 3	1 Download Model
	SEAF-30-01-L-10-2-RA-GP-TR SAMTEC	1	.050" SEARAY™ High-Speed High-Density Open-Pin-Field Array Socket, Right-Angle	Other	SEAF-30-01-L-10-2-RA-GP-TR	3D model available Symbol and footprint available 3	1 Download Model
	72V841L10PFG8 Renesas Electronics	1	The 72V841is a 4K x 9 dual synchronous FIFO that is functionally equivalent to two 72V241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each FIFOs has a 9-bit input and output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation.	Quad Flat Packages	72V841L10PFG8	3D model available Symbol and footprint available 3	1 Download Model
	72V281L10PFG8 Renesas Electronics	1	The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It's a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle cou	Quad Flat Packages	72V281L10PFG8	3D model available Symbol and footprint available 3	1 Download Model
	72221L10PFG8 Renesas Electronics	1	The 72221SyncFIFO™ is a 1K x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Quad Flat Packages	72221L10PFG8	3D model available Symbol and footprint available 3	1 Download Model

	72291L10PF Renesas Electronics	1	The 72291 is a 128K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSy	Quad Flat Packages	72291L10PF	3D model available Symbol and footprint available 3	1 Download Model
	72V851L10TFG8 Renesas Electronics	1	The 72V851is a 8K x 9 dual synchronous FIFO that is functionally equivalent to two 72V251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each FIFOs has a 9-bit input and output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation.	Quad Flat Packages	72V851L10TFG8	3D model available Symbol and footprint available 3	1 Download Model
	72221L10J8 Renesas Electronics	1	The 72221SyncFIFO™ is a 1K x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Plastic Leaded Chip Carrier	72221L10J8	3D model not available Symbol and footprint available 2	1 Download Model
	72V811L10TF8 Renesas Electronics	1	The 72V811is a 512 x 9 dual synchronous FIFO that is functionally equivalent to two 72V211 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each FIFOs has a 9-bit input and output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation.	Quad Flat Packages	72V811L10TF8	3D model available Symbol and footprint available 3	1 Download Model
	72V251L10PFG8 Renesas Electronics	1	The 72V251 is an 8K x 9 First-In, First-Out memory with clocked read and write controls. It is a 3.3V version of the 72251 device and is applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. It has 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dualclock operation.	Quad Flat Packages	72V251L10PFG8	3D model available Symbol and footprint available 3	1 Download Model
	72211L10J Renesas Electronics	1	The 72211SyncFIFO™ is a 512 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.	Plastic Leaded Chip Carrier	72211L10J	3D model not available Symbol and footprint available 2	1 Download Model
	72281L10PFG8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L10PFG8	3D model available Symbol and footprint available 3	1 Download Model
	72V851L10PFG Renesas Electronics	1	The 72V851is a 8K x 9 dual synchronous FIFO that is functionally equivalent to two 72V251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each FIFOs has a 9-bit input and output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation.	Quad Flat Packages	72V851L10PFG	3D model available Symbol and footprint available 3	1 Download Model
	72831L10PFG8 Renesas Electronics	1	The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s	Quad Flat Packages	72831L10PFG8	3D model available Symbol and footprint available 3	1 Download Model
	72V801L10TF8 Renesas Electronics	1	The 72V801is a 256 x 9 dual synchronous FIFO that is functionally equivalent to two 72V201 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each FIFOs has a 9-bit input and output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation.	Quad Flat Packages	72V801L10TF8	3D model available Symbol and footprint available 3	1 Download Model
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

1L-10 Model Download Search Results

Popular Headers and Edge Type Connectors