2821L Footprint, Symbol and 3D Model search results

Showing 25 of 1386 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	4608M-102-821LF Bourns	1	Resistor Networks & Arrays 8pins 820 OHMS Isolated	Other	4608M-102-821LF	3D model available Symbol and footprint available 3	1 Download Model
	72821L10PFG Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L10PFG	3D model available Symbol and footprint available 3	1 Download Model
	SSW-128-21-L-S SAMTEC	1	28 Position, .100" Tiger Buy™ Socket Strip	Other	SSW-128-21-L-S	3D model not available Symbol and footprint available 2	1 Download Model
	TFM-128-21-LM-D SAMTEC	1	High-Reliability Tiger Eye™ Terminal Strips, .050" Pitch	Other	TFM-128-21-LM-D	3D model not available Symbol and footprint available 2	1 Download Model

	72821L15PF8 Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L15PF8	3D model available Symbol and footprint available 3	1 Download Model
	72821L25TFI Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L25TFI	3D model available Symbol and footprint available 3	1 Download Model
	TSW-128-21-LM-S SAMTEC	1	28 Position, Single Row, Classic PCB Header Strips, 0.100" pitch	Other	TSW-128-21-LM-S	3D model not available Symbol and footprint available 2	1 Download Model
	TMS-128-21-L-S SAMTEC	1	28 Position, Single-Row .050" x .100" Micro Terminal Strip	Other	TMS-128-21-L-S	3D model not available Symbol and footprint available 2	1 Download Model
	72821L10TF8 Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L10TF8	3D model available Symbol and footprint available 3	1 Download Model
	72821L25TFI8 Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L25TFI8	3D model available Symbol and footprint available 3	1 Download Model
	72821L15PF Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L15PF	3D model available Symbol and footprint available 3	1 Download Model
	72821L15PFI8 Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L15PFI8	3D model available Symbol and footprint available 3	1 Download Model
	72821L15TF Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L15TF	3D model available Symbol and footprint available 3	1 Download Model
	TFM-128-21-L-D SAMTEC	1	High-Reliability Tiger Eye™ Terminal Strips, .050" Pitch	Other	TFM-128-21-L-D	3D model not available Symbol and footprint available 2	1 Download Model
	72821L15TFI8 Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L15TFI8	3D model available Symbol and footprint available 3	1 Download Model

	SSW-128-21-L-D SAMTEC	1	56 Position, .100" Tiger Buy™ Socket Strip	Other	SSW-128-21-L-D	3D model not available Symbol and footprint available 2	1 Download Model
	72821L25TF8 Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L25TF8	3D model available Symbol and footprint available 3	1 Download Model
	72821L15PFI Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L15PFI	3D model available Symbol and footprint available 3	1 Download Model
	72821L15TF8 Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L15TF8	3D model available Symbol and footprint available 3	1 Download Model
	72821L10TF Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L10TF	3D model available Symbol and footprint available 3	1 Download Model
	SSW-128-21-L-D-LL SAMTEC	1	56 Position, .100" Tiger Buy™ Socket Strip	Other	SSW-128-21-L-D-LL	3D model not available Symbol and footprint available 2	1 Download Model
	TSW-128-21-L-S SAMTEC	1	28 Position, Single Row, Classic PCB Header Strips, 0.100" pitch	Other	TSW-128-21-L-S	3D model not available Symbol and footprint available 2	1 Download Model
	SSQ-128-21-L-D SAMTEC	1	56 Position, .100" Tiger Buy™ Socket Strip, Square Tail	Other	SSQ-128-21-L-D	3D model not available Symbol and footprint available 2	1 Download Model
	72821L25TF Renesas Electronics	1	The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s	Quad Flat Packages	72821L25TF	3D model available Symbol and footprint available 3	1 Download Model
	SSQ-128-21-L-D-LL SAMTEC	1	56 Position, .100" Tiger Buy™ Socket Strip, Square Tail	Other	SSQ-128-21-L-D-LL	3D model not available Symbol and footprint available 2	1 Download Model
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

2821L Model Download Search Results

Popular Array/Network Resistors