72281 Footprint, Symbol and 3D Model search results

Showing 25 of 494 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	72281L10PFG Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L10PFG	3D model available Symbol and footprint available 3	1 Download Model
	72281L10PFG8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L10PFG8	3D model available Symbol and footprint available 3	1 Download Model
	72281L20TFI Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20TFI	3D model available Symbol and footprint available 3	1 Download Model
	72281L10TF8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L10TF8	3D model available Symbol and footprint available 3	1 Download Model

	72281L15PF Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15PF	3D model available Symbol and footprint available 3	1 Download Model
	72281L20TF Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20TF	3D model available Symbol and footprint available 3	1 Download Model
	72281L15TF8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15TF8	3D model available Symbol and footprint available 3	1 Download Model
	72281L15TFI Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15TFI	3D model available Symbol and footprint available 3	1 Download Model
	72281L15PF8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15PF8	3D model available Symbol and footprint available 3	1 Download Model
	72281L15TFI8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15TFI8	3D model available Symbol and footprint available 3	1 Download Model
	72281L10PF8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L10PF8	3D model available Symbol and footprint available 3	1 Download Model
	72281L15PFI Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15PFI	3D model available Symbol and footprint available 3	1 Download Model
	72281L20PFI Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20PFI	3D model available Symbol and footprint available 3	1 Download Model
	72281L20PF Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20PF	3D model available Symbol and footprint available 3	1 Download Model
	72281L15PFI8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15PFI8	3D model available Symbol and footprint available 3	1 Download Model

	72281L20TF8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20TF8	3D model available Symbol and footprint available 3	1 Download Model
	72281L20PF8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20PF8	3D model available Symbol and footprint available 3	1 Download Model
	72281L10TF Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L10TF	3D model available Symbol and footprint available 3	1 Download Model
	72281L20PFI8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20PFI8	3D model available Symbol and footprint available 3	1 Download Model
	72281L15TF Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L15TF	3D model available Symbol and footprint available 3	1 Download Model
	72281L20TFI8 Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L20TFI8	3D model available Symbol and footprint available 3	1 Download Model
	72281L10PF Renesas Electronics	1	The 72281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperS	Quad Flat Packages	72281L10PF	3D model available Symbol and footprint available 3	1 Download Model
	C722810 CAX	1	2x7P 2 2mm 2mm Male pin 7 -25 ℃ ~ + 85 ℃ 2A Straight Plugin, P = 2mm Wire To Board / Wire To Wire Connector ROHS	Other	C722810	3D model available Symbol and footprint available 3	1 Download Model
	SBC7-472-281 Yageo Group	1	KEMET, SBC7, Power, 4700 uH, 10%, 105°C, -20°C, 280 mA, 4.83 Ohms, 10 g, 1000, 15mm, 17.5mm, 10mm, 8.5mm	Other	SBC7-472-281	3D model available Symbol and footprint available 3	1 Download Model
	72281L20PF8 Integrated Device Technology Inc	1	FIFO, 64KX9, 12ns, Synchronous, CMOS, PQFP64		72281L20PF8	3D model not available Symbol and footprint not available 0	0 Build or Request
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

72281 Model Download Search Results

Popular FIFOs