Showing 3 of 3 results
Filter by Manufacturer
Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action |
---|
Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
CD4043BDMSR
Renesas Electronics
|
1 | The CD4043BMS devices are quad cross-coupled 3-state CMOS NOR latches and the CD4044BMS devices are quad cross-coupled 3-state CMOS NAND latches. Each latch has a separate Q output and individual Set and Reset inputs. The Q outputs are controlled by a common Enable input. A logic 1 or high on the Enable input connects the latch states to the Q outputs. A logic 0 or low on the Enable input disconnects the latch states from the Q outputs; this results in an open circuit feature allowing for common busing of t | Dual-In-Line Packages | CD4043BDMSR |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD4043BDMSR
Intersil Corporation
|
1 | 4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 | CD4043BDMSR |
0
|
Build or Request | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD4043BDMSR
Harris Semiconductor
|
1 | R-S Latch, 4000/14000/40000 Series, 1-Func, High Level Triggered, 4-Bit, True Output, CMOS, CDIP16, CERAMIC, DIP-16 | CD4043BDMSR |
0
|
Build or Request | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||