Part Image

7281L12PAG8 - Renesas Electronics

Description: The 7281 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Download 7281L12PAG8 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
7281L12PAG8 - Renesas Electronics PCB footprint - Small Outline Packages - Small Outline Packages - PAG56-ren1
click to zoom
3D Models
7281L12PAG8 - Renesas Electronics  - 3D model - Small Outline Packages - PAG56-ren1
click to zoom

7281L12PAG8 Details

  • Manufacturer Part Number:

    7281L12PAG8

  • Brand Name:

    Renesas

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    TSSOP

  • Package Description:

    TSSOP-56

  • Pin Count:

    56

  • Manufacturer Package Code:

    PAG56

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.32.00.71

  • Manufacturer:

    Renesas Electronics Corporation

  • YTEOL:

    0

  • Access Time-Max:

    12 ns

  • Additional Feature:

    RETRANSMIT

  • Cycle Time:

    20 ns

  • JESD-30 Code:

    R-PDSO-G56

  • JESD-609 Code:

    e3

  • Length:

    14 mm

  • Memory Density:

    4608 bit

  • Memory Width:

    9

  • Moisture Sensitivity Level:

    1

  • Number of Functions:

    1

  • Number of Terminals:

    56

  • Number of Words:

    512 words

  • Number of Words Code:

    512

  • Operating Mode:

    ASYNCHRONOUS

  • Operating Temperature-Max:

    70 °C

  • Organization:

    512X9

  • Output Enable:

    NO

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    TSSOP

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE, THIN PROFILE, SHRINK PITCH

  • Parallel/Serial:

    PARALLEL

  • Peak Reflow Temperature (Cel):

    260

  • Seated Height-Max:

    1.2 mm

  • Supply Voltage-Max (Vsup):

    5.5 V

  • Supply Voltage-Min (Vsup):

    4.5 V

  • Supply Voltage-Nom (Vsup):

    5 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Temperature Grade:

    COMMERCIAL

  • Terminal Finish:

    MATTE TIN

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    DUAL

  • Width:

    6.1 mm

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

7281L12PAG8 Overview

Use the download button to access the 7281L12PAG8 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like 7281L, or try a keyword search, such as FIFOs

Parts related to 7281L12PAG8

Showing 0 results