Part Image

X28HC64JZ-12T1 - Renesas Electronics

Description: The X28HC64 is an 8k x 8 EEPROM, fabricated with Intersil’s proprietary, high performance, floating gate CMOS technology. Like all Intersil programmable nonvolatile memories, the X28HC64 is a 5V only device. It features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs. The X28HC64 supports a 64-byte page write operation, effectively providing a 32μs/byte write cycle, and enabling the entire memory to be typically written in 0. 25 seconds. The X28HC64 also features DAT

Download X28HC64JZ-12T1 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
X28HC64JZ-12T1 - Renesas Electronics PCB footprint - Plastic Leaded Chip Carrier - Plastic Leaded Chip Carrier - N32.45x55-2
click to zoom

X28HC64JZ-12T1 Details

  • Manufacturer Part Number:

    X28HC64JZ-12T1

  • Brand Name:

    Renesas

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    PLCC

  • Package Description:

    LCC-32

  • Pin Count:

    32

  • Manufacturer Package Code:

    N32.45X55

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.32.00.51

  • Factory Lead Time:

    4 Weeks

  • Date Of Intro:

    2018-02-02

  • Manufacturer:

    Renesas Electronics Corporation

  • YTEOL:

    0

  • Access Time-Max:

    120 ns

  • Command User Interface:

    NO

  • Data Polling:

    YES

  • Data Retention Time-Min:

    100

  • Endurance:

    100000 Write/Erase Cycles

  • JESD-30 Code:

    R-PQCC-J32

  • JESD-609 Code:

    e3

  • Length:

    13.97 mm

  • Memory Density:

    65536 bit

  • Memory IC Type:

    EEPROM

  • Memory Width:

    8

  • Moisture Sensitivity Level:

    3

  • Number of Functions:

    1

  • Number of Terminals:

    32

  • Number of Words:

    8192 words

  • Number of Words Code:

    8000

  • Operating Mode:

    ASYNCHRONOUS

  • Operating Temperature-Max:

    70 °C

  • Organization:

    8KX8

  • Output Characteristics:

    3-STATE

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    QCCJ

  • Package Equivalence Code:

    LDCC32,.5X.6

  • Package Shape:

    RECTANGULAR

  • Package Style:

    CHIP CARRIER

  • Page Size:

    64 words

  • Parallel/Serial:

    PARALLEL

  • Peak Reflow Temperature (Cel):

    245

  • Programming Voltage:

    5 V

  • Seated Height-Max:

    3.55 mm

  • Standby Current-Max:

    0.0002 A

  • Supply Current-Max:

    0.04 mA

  • Supply Voltage-Max (Vsup):

    5.5 V

  • Supply Voltage-Min (Vsup):

    4.5 V

  • Supply Voltage-Nom (Vsup):

    5 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Terminal Finish:

    Matte Tin (Sn) - annealed

  • Terminal Form:

    J BEND

  • Terminal Pitch:

    1.27 mm

  • Terminal Position:

    QUAD

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Toggle Bit:

    YES

  • Width:

    11.43 mm

  • Write Cycle Time-Max (tWC):

    5 ms

X28HC64JZ-12T1 Frequently Asked Questions (FAQs)

  • The recommended operating voltage range for the X28HC64JZ-12T1 is 2.7V to 3.6V, although it can operate from 2.3V to 3.6V with some performance degradation.
  • During power-up, the HOLD signal should be kept low until the power supply reaches the minimum operating voltage (2.7V). During power-down, the HOLD signal should be kept low until the power supply reaches 0V. This ensures that the device is properly reset and avoids any unexpected behavior.
  • The maximum clock frequency for the X28HC64JZ-12T1 is 12 MHz, as indicated by the '-12' in the part number. However, the actual clock frequency may be limited by the system design and other factors.
  • To ensure data integrity, it is recommended to use a voltage supervisor or a power-on reset (POR) circuit to detect power-down and power-up events. This allows the system to properly reset the device and prevent data corruption.
  • The WP pin is used to enable or disable write protection for the device. When WP is low, the device is write-protected, and when WP is high, the device can be written to. The WP pin should be tied to VCC or GND depending on the desired write protection state.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

X28HC64JZ-12T1 Overview

Use the download button to access the X28HC64JZ-12T1 schematic symbol and PCB footprint.
To find more CAD model downloads similar to this part, try a partial part number search, like X28HC, or try a keyword search, such as EEPROMs

Parts related to X28HC64JZ-12T1

Showing 0 results