The maximum power consumption of XC7Z035-2FFG900I is approximately 2.5W, but it can vary depending on the design and operating conditions.
To optimize power consumption, use the Xilinx Power Estimator (XPE) tool, enable power gating, and optimize clock frequencies and voltage. Additionally, use the lowest possible voltage and frequency for your design.
The maximum operating frequency of XC7Z035-2FFG900I is 350 MHz, but it can vary depending on the design and operating conditions.
To implement a DDR3 memory interface, use the Xilinx MIG (Memory Interface Generator) tool to generate a DDR3 controller IP core, and then integrate it into your design.
The maximum bandwidth of the PCIe interface in XC7Z035-2FFG900I is x4 Gen2, which is approximately 16 GB/s.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
XC7Z035-2FFG900I Overview
Use the download button to access the XC7Z035-2FFG900I schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XC7Z0,
or try a keyword search, such as Field Programmable Gate Arrays
