Part Image

MIC68200-3.3YML-TR - Microchip

Description: LDO Voltage Regulators 2A Peak FPGA/CPLD LDO with POR, Ramp Control, and Sequencing

Download MIC68200-3.3YML-TR Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
Zoom
Zoom Full
Drag mouse to rotate
Mouse wheel to zoom