Part Image

NB3W1200LMNTXG - onsemi

Description: 12 Differential Clock Output Pairs @ 0.7 V; Low−Power NMOS Push−Pull Compatible Outputs for NB3W1200L; Optimized 100 MHz and 133 MHz Operating Frequencies to Meet The Next Generation PCIe Gen 2/Gen 3/ Gen 4 and Intel QPI & UPI Phase Jitter; DB1200ZL Compliant; 3.3 V ±5% Supply Voltage Operation; Fixed−Feedback for Lowest Input−To−Output Delay Variation; SMBus Programmable Configurations to Allow Multiple Buffers in a Single Control Network; PLL Bypass Configurable for PLL or Fanout Operation; Programmable P

Download NB3W1200LMNTXG Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Layers
    Zoom
    Zoom Full
    Middle click on footprint to measure