Part Image

5CSXFC4C6U23C8N - Intel

Description: Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Cyclone® V SX FPGA - 40K Logic Elements 600MHz 672-UBGA (23x23)

Download 5CSXFC4C6U23C8N Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
5CSXFC4C6U23C8N - Intel PCB footprint - BGA - BGA - 672-Pin Ultra FineLine Ball-Grid Array (UBGA)
click to zoom
3D Models
5CSXFC4C6U23C8N - Intel  - 3D model - BGA - 672-Pin Ultra FineLine Ball-Grid Array (UBGA)
click to zoom

5CSXFC4C6U23C8N Details

  • Manufacturer Part Number:

    5CSXFC4C6U23C8N

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Transferred

  • Package Description:

    ROHS COMPLIANT, UBGA-672

  • Country Of Origin:

    Mainland China, Malaysia, Taiwan, USA, Vietnam

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Intel Corporation

  • YTEOL:

    8

  • JESD-30 Code:

    S-PBGA-B672

  • Length:

    23 mm

  • Number of Inputs:

    326

  • Number of Outputs:

    326

  • Number of Terminals:

    672

  • Operating Temperature-Max:

    85 °C

  • Organization:

    1588 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    FBGA

  • Package Equivalence Code:

    BGA672,28X28,32

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, FINE PITCH

  • Programmable Logic Type:

    FIELD PROGRAMMABLE GATE ARRAY

  • Seated Height-Max:

    1.85 mm

  • Supply Voltage-Max:

    1.13 V

  • Supply Voltage-Min:

    1.07 V

  • Supply Voltage-Nom:

    1.1 V

  • Surface Mount:

    YES

  • Technology:

    28 nm

  • Temperature Grade:

    OTHER

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Width:

    23 mm

5CSXFC4C6U23C8N Frequently Asked Questions (FAQs)

  • The maximum operating frequency depends on the specific configuration and usage, but typically ranges from 100 MHz to 500 MHz.
  • Optimize power consumption by using power-aware design techniques, such as clock gating, voltage scaling, and dynamic voltage and frequency scaling.
  • Use the Intel FPGA's DDR3 memory interface IP core, which provides a pre-verified and optimized implementation of the DDR3 interface.
  • Use proper PCB design techniques, such as signal shielding, routing, and termination, and follow Intel's guidelines for signal integrity and EMI reduction.
  • Use Intel's Quartus Prime design software, which provides a comprehensive development environment for FPGA design, synthesis, and implementation.

Trust Checks

This model has been verified by system checks.
System Verified
Sponsored

5CSXFC4C6U23C8N Overview

Use the download button to access the 5CSXFC4C6U23C8N schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like 5CSXF, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to 5CSXFC4C6U23C8N

Showing 0 results