Description:The 72V36110 128K x 36 SuperSync II FIFO memory with clocked read and write controls offers flexible Bus-Matching x36/x18/x9 data flow and Asynchronous/Synchronous translation on the read or write ports ; SuperSync II FIFO's are appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes.
RETRANSMIT; AUTO POWER DOWN; ASYNCHRONOUS MODE IS ALSO POSSIBLE
Clock Frequency-Max (fCLK):
166 MHz
Cycle Time:
6 ns
JESD-30 Code:
S-PBGA-B144
JESD-609 Code:
e0
Length:
13 mm
Memory Density:
4718592 bit
Memory IC Type:
OTHER FIFO
Memory Width:
36
Moisture Sensitivity Level:
3
Number of Functions:
1
Number of Terminals:
144
Number of Words:
131072 words
Number of Words Code:
128000
Operating Mode:
SYNCHRONOUS
Operating Temperature-Max:
70 °C
Organization:
128KX36
Output Enable:
YES
Package Body Material:
PLASTIC/EPOXY
Package Code:
BGA
Package Equivalence Code:
BGA144,12X12,40
Package Shape:
SQUARE
Package Style:
GRID ARRAY
Parallel/Serial:
PARALLEL
Peak Reflow Temperature (Cel):
225
Qualification Status:
Not Qualified
Seated Height-Max:
1.97 mm
Standby Current-Max:
0.015 A
Supply Current-Max:
0.04 mA
Supply Voltage-Max (Vsup):
3.45 V
Supply Voltage-Min (Vsup):
3.15 V
Supply Voltage-Nom (Vsup):
3.3 V
Surface Mount:
YES
Technology:
CMOS
Temperature Grade:
COMMERCIAL
Terminal Finish:
TIN LEAD
Terminal Form:
BALL
Terminal Pitch:
1 mm
Terminal Position:
BOTTOM
Time@Peak Reflow Temperature-Max (s):
30
Width:
13 mm
72V36110L6BB Frequently Asked Questions (FAQs)
Renesas provides a recommended PCB layout guide in their application note (APN) documents, which can be found on their website. The guide includes thermal vias, copper pours, and component placement recommendations to ensure optimal thermal performance.
The 72V36110L6BB has a built-in overcurrent protection feature, but it's not enabled by default. To implement overcurrent protection, you need to connect an external resistor to the OC pin and configure the OC threshold using the device's registers. Refer to the datasheet and application notes for more information.
While the datasheet specifies an operating temperature range of -40°C to 125°C, it's essential to note that the device's performance and reliability may degrade at extreme temperatures. It's recommended to operate the device within a temperature range of -20°C to 105°C for optimal performance and reliability.
To ensure EMC, follow Renesas' guidelines for PCB layout, component selection, and shielding. Additionally, consider implementing EMI filters, decoupling capacitors, and using a metal shield around the device. Renesas provides EMC design guidelines in their application notes and technical documentation.
The recommended power-up sequence for the 72V36110L6BB is to apply the power supply voltage (VCC) first, followed by the input clock signal (CLK). This ensures proper device initialization and prevents potential latch-up or damage.
Trust Checks
This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
72V36110L6BB Overview
Use the download button to access the 72V36110L6BB schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like 72V36,
or try a keyword search, such as FIFOs
