Part Image

AS4C128M8D2-25BIN - Alliance Memory

Description: DRAM 1G, 1.8V, 128M x 16 DDR2

Download AS4C128M8D2-25BIN Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
AS4C128M8D2-25BIN - Alliance Memory PCB footprint - BGA - BGA - FBGA-60
click to zoom
3D Models
AS4C128M8D2-25BIN - Alliance Memory  - 3D model - BGA - FBGA-60
click to zoom

AS4C128M8D2-25BIN Details

  • Manufacturer Part Number:

    AS4C128M8D2-25BIN

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Package Description:

    8 X 10 MM, 1.20 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, FBGA-60

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.32.00.32

  • Manufacturer:

    Alliance Memory Inc

  • YTEOL:

    0

  • Access Mode:

    MULTI BANK PAGE BURST

  • Access Time-Max:

    0.4 ns

  • Additional Feature:

    AUTO/SELF REFRESH

  • JESD-30 Code:

    R-PBGA-B60

  • Length:

    10 mm

  • Memory Density:

    1073741824 bit

  • Memory IC Type:

    DDR2 DRAM

  • Memory Width:

    8

  • Moisture Sensitivity Level:

    3

  • Number of Functions:

    1

  • Number of Ports:

    1

  • Number of Terminals:

    60

  • Number of Words:

    134217728 words

  • Number of Words Code:

    128000000

  • Operating Mode:

    SYNCHRONOUS

  • Organization:

    128MX8

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    TFBGA

  • Package Shape:

    RECTANGULAR

  • Package Style:

    GRID ARRAY, THIN PROFILE, FINE PITCH

  • Seated Height-Max:

    1.2 mm

  • Self Refresh:

    YES

  • Supply Voltage-Max (Vsup):

    1.9 V

  • Supply Voltage-Min (Vsup):

    1.7 V

  • Supply Voltage-Nom (Vsup):

    1.8 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Width:

    8 mm

AS4C128M8D2-25BIN Frequently Asked Questions (FAQs)

  • The maximum operating temperature range for the AS4C128M8D2-25BIN is 0°C to 70°C.
  • The AS4C128M8D2-25BIN requires a refresh cycle every 64ms, with a minimum of 8192 refreshes within an 64ms interval.
  • The AS4C128M8D2-25BIN supports a maximum clock frequency of 166MHz.
  • After power-up, the SDRAM must be initialized by sending a series of commands, including a PRECHARGE ALL command, an AUTOREFRESH command, and a MODE REGISTER SET command.
  • The AS4C128M8D2-25BIN has a latency of 2.5 clock cycles (CL2.5).

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

AS4C128M8D2-25BIN Overview

Use the download button to access the AS4C128M8D2-25BIN schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like AS4C1, or try a keyword search, such as DRAMs

Parts related to AS4C128M8D2-25BIN

Showing 0 results