The recommended power-up sequence is to apply VCC first, followed by AVCC, and then DVCC. This ensures proper internal biasing and prevents latch-up.
The optimal filter configuration depends on the specific application and signal characteristics. Consult the Cirrus Logic application note AN215 for guidance on filter design and optimization.
The maximum allowed input voltage for the analog input pins is VCC + 0.3V. Exceeding this voltage may cause damage to the device.
Use the internal clock or an external clock with a low jitter (< 100 ps) to minimize conversion errors. Additionally, consider using a noise filter or shielding to reduce electromagnetic interference.
Follow the guidelines in the Cirrus Logic application note AN216 for PCB layout and routing recommendations to minimize noise and ensure optimal performance.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
CS5511-ASZ Overview
Use the download button to access the CS5511-ASZ schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like CS551,
or try a keyword search, such as Analog to Digital Converters