Part Image

DMP4025SFG-13 - Diodes Incorporated

Description: MOSFET 40V P-Ch Enh Mode 25mOhm -10V -7.2A

Download DMP4025SFG-13 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
DMP4025SFG-13 - Diodes Incorporated PCB footprint - Other - Other - PowerDI3333-8_ffw
click to zoom
3D Models
DMP4025SFG-13 - Diodes Incorporated  - 3D model - Other - PowerDI3333-8_ffw
click to zoom

DMP4025SFG-13 Details

  • Manufacturer Part Number:

    DMP4025SFG-13

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Not Recommended

  • Country Of Origin:

    Mainland China

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    12 Weeks

  • Manufacturer:

    Diodes Incorporated

  • YTEOL:

    3

  • Configuration:

    SINGLE

  • Drain Current-Max (ID):

    7.2 A

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • JESD-609 Code:

    e3

  • Moisture Sensitivity Level:

    1

  • Number of Elements:

    1

  • Operating Temperature-Max:

    150 °C

  • Peak Reflow Temperature (Cel):

    260

  • Polarity/Channel Type:

    P-CHANNEL

  • Power Dissipation-Max (Abs):

    1.95 W

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn)

  • Time@Peak Reflow Temperature-Max (s):

    30

DMP4025SFG-13 Frequently Asked Questions (FAQs)

  • A thermal pad is recommended under the package to improve thermal performance. A minimum of 2oz copper thickness and a thermal relief pattern is recommended. The PCB should also have a solid ground plane to reduce thermal resistance.
  • The device requires a bias voltage of 2.5V to 5.5V on the gate pin (pin 3) to ensure proper operation. A 10kΩ to 100kΩ pull-up resistor is recommended to ensure the gate is properly biased.
  • The maximum SOA for the DMP4025SFG-13 is 20V drain-source voltage, 10A continuous drain current, and 20W power dissipation. Operating the device beyond these limits can result in reduced reliability or even damage.
  • The device is sensitive to ESD. Handling the device by the body or using an anti-static wrist strap is recommended. The device should also be stored in an anti-static bag or tube to prevent ESD damage.
  • The recommended soldering profile is a peak temperature of 260°C for 10 seconds, with a ramp-up rate of 3°C/s and a ramp-down rate of 6°C/s. The device should not be exposed to temperatures above 280°C.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

DMP4025SFG-13 Overview

Use the download button to access the DMP4025SFG-13 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like DMP40, or try a keyword search, such as Small Signal Field-Effect Transistors

Parts related to DMP4025SFG-13

Showing 0 results