Part Image

EP2C35F672C6 - Intel

Description: FPGA - Field Programmable Gate Array

Download EP2C35F672C6 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
3D Models
EP2C35F672C6 - Intel  - 3D model
click to zoom
Note! To download footprints and symbols, use the build and request forms below

Build

Launch Build Wizard
Build Wizard not available for this package category!

Request (48 hours)

EP2C35F672C6 Details

  • Manufacturer Part Number:

    EP2C35F672C6

  • Part Life Cycle Code:

    Transferred

  • Package Description:

    FBGA-672

  • Country Of Origin:

    Mainland China, Malaysia, Taiwan, USA, Vietnam

  • HTS Code:

    8542.31.00.60

  • Manufacturer:

    Intel Corporation

  • YTEOL:

    8

  • Additional Feature:

    ALSO REQUIRES 3.3 SUPPLY

  • Clock Frequency-Max:

    500 MHz

  • JESD-30 Code:

    S-PBGA-B672

  • JESD-609 Code:

    e0

  • Length:

    27 mm

  • Moisture Sensitivity Level:

    3

  • Number of CLBs:

    2076

  • Number of Inputs:

    475

  • Number of Logic Cells:

    33216

  • Number of Outputs:

    459

  • Number of Terminals:

    672

  • Operating Temperature-Max:

    85 °C

  • Organization:

    2076 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    BGA

  • Package Equivalence Code:

    BGA672,26X26,40

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY

  • Programmable Logic Type:

    FIELD PROGRAMMABLE GATE ARRAY

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    2.6 mm

  • Supply Voltage-Max:

    1.25 V

  • Supply Voltage-Min:

    1.15 V

  • Supply Voltage-Nom:

    1.2 V

  • Surface Mount:

    YES

  • Technology:

    CMOS, 90 nm

  • Temperature Grade:

    OTHER

  • Terminal Finish:

    Tin/Lead (Sn/Pb)

  • Terminal Form:

    BALL

  • Terminal Pitch:

    1 mm

  • Terminal Position:

    BOTTOM

  • Width:

    27 mm

EP2C35F672C6 Frequently Asked Questions (FAQs)

  • The maximum operating temperature range for the EP2C35F672C6 is -40°C to 100°C.
  • To implement a clock tree in the EP2C35F672C6, use the Quartus II software to create a clock network that meets the device's clocking requirements. The software will help you optimize the clock tree for your specific design.
  • The maximum frequency supported by the EP2C35F672C6 is 500 MHz.
  • To optimize power consumption in the EP2C35F672C6, use the PowerPlay power analysis tool in the Quartus II software to identify areas of high power consumption and optimize your design accordingly. You can also use power-saving features such as clock gating and dynamic voltage and frequency scaling.
  • The EP2C35F672C6 has a total of 33,216 logic elements (LEs) available.

Trust Checks

No trust score is available for this model.
Trust Score Unavailable
Sponsored

EP2C35F672C6 Overview

Use the download button to access the EP2C35F672C6 3D model. You can still request or build the schematic symbol and PCB footprint by using the respective build or request forms on this page.
To find more CAD model downloads similar to this part, try a partial part number search, like EP2C3, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to EP2C35F672C6

Showing 0 results

Select Package Category

Package Categories

Datasheet PDF Preview

EP2C35F672C6 Alternates

Showing results

Image Part Number Model
Part Image EP2C35F672C6 Altera Corporation

Field Programmable Gate Array, 2076 CLBs, 500MHz, 33216-Cell, CMOS, PBGA672

Part Image EP2C35F672C6N Altera Corporation

Field Programmable Gate Array, 2076 CLBs, 500MHz, 33216-Cell, CMOS, PBGA672

Part Image EP2C35F672C6N Intel Corporation

Field Programmable Gate Array, 2076 CLBs, 500MHz, 33216-Cell, CMOS, PBGA672

Part Image EP2C35F672I6N Altera Corporation

Field Programmable Gate Array, 2100 CLBs, 33216-Cell, CMOS, PBGA672