Part Image

EPM7128STC100-10 - Intel

Description: CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 128 Macro 84 IOs

Download EPM7128STC100-10 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
EPM7128STC100-10 - Intel PCB footprint - Quad Flat Packages - Quad Flat Packages - 100-Pin Plastic Thin Quad Flat Pack (TQFP)
click to zoom
3D Models
EPM7128STC100-10 - Intel  - 3D model - Quad Flat Packages - 100-Pin Plastic Thin Quad Flat Pack (TQFP)
click to zoom

EPM7128STC100-10 Details

  • Manufacturer Part Number:

    EPM7128STC100-10

  • Part Life Cycle Code:

    Obsolete

  • Package Description:

    TQFP-100

  • HTS Code:

    8542.31.00.55

  • Manufacturer:

    Intel Corporation

  • YTEOL:

    0

  • Additional Feature:

    CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V

  • Clock Frequency-Max:

    125 MHz

  • In-System Programmable:

    YES

  • JESD-30 Code:

    S-PQFP-G100

  • JESD-609 Code:

    e0

  • JTAG BST:

    YES

  • Length:

    14 mm

  • Moisture Sensitivity Level:

    3

  • Number of I/O Lines:

    84

  • Number of Inputs:

    84

  • Number of Macro Cells:

    128

  • Number of Outputs:

    84

  • Number of Terminals:

    100

  • Operating Temperature-Max:

    70 °C

  • Organization:

    0 DEDICATED INPUTS, 84 I/O

  • Output Function:

    MACROCELL

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFQFP

  • Package Equivalence Code:

    TQFP100,.63SQ

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, LOW PROFILE, FINE PITCH

  • Programmable Logic Type:

    EE PLD

  • Propagation Delay:

    10 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.27 mm

  • Supply Voltage-Max:

    5.25 V

  • Supply Voltage-Min:

    4.75 V

  • Supply Voltage-Nom:

    5 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Temperature Grade:

    COMMERCIAL

  • Terminal Finish:

    Tin/Lead (Sn/Pb)

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Width:

    14 mm

EPM7128STC100-10 Frequently Asked Questions (FAQs)

  • The recommended operating temperature range for the EPM7128STC100-10 is 0°C to 85°C (commercial temperature range) or -40°C to 100°C (industrial temperature range), depending on the specific application and requirements.
  • A reliable POR circuit can be implemented using a voltage supervisor IC, such as the MAX809, which can detect the power supply voltage and generate a reset signal to the EPM7128STC100-10 when the voltage is below a certain threshold.
  • The maximum clock frequency supported by the EPM7128STC100-10 is 100 MHz, but it can be overclocked to 133 MHz with reduced voltage and temperature derating.
  • To optimize pin assignment, follow the guidelines in the datasheet and consider the following: group similar signals together, minimize signal crossing, and use the dedicated clock and data pins to reduce signal skew and jitter.
  • The recommended decoupling capacitor values are 0.01 μF to 0.1 μF, and they should be placed as close as possible to the power pins of the EPM7128STC100-10, with a maximum distance of 1 cm.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

EPM7128STC100-10 Overview

Use the download button to access the EPM7128STC100-10 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like EPM71, or try a keyword search, such as Programmable Logic Devices

Parts related to EPM7128STC100-10

Showing 0 results

EPM7128STC100-10 Alternates

Showing results

Image Part Number Model
Part Image EPM7128STC100-10N Altera Corporation

EE PLD, 10ns, 128-Cell, CMOS, PQFP100

Part Image EPM7128STC100-10N Intel Corporation

EE PLD, 10ns, 128-Cell, CMOS, PQFP100