The recommended power-up sequence is to power up the analog power supply (AVDD) first, followed by the digital power supply (DVDD). This ensures that the analog circuitry is stable before the digital logic is enabled.
To configure the ES1868F for stereo audio output, set the STEREO pin high and the MONO pin low. Additionally, configure the I2S interface to transmit stereo audio data by setting the I2S_WS pin to toggle between left and right channels.
The ES1868F supports a maximum clock frequency of 50 MHz for the I2S interface and 24.576 MHz for the system clock.
To mute the audio output, set the MUTE pin high. To unmute, set the MUTE pin low. Note that muting only affects the analog audio output and does not affect the digital audio data transmission.
To minimize noise and interference, it is recommended to separate the analog and digital signal traces on the PCB, and to use a ground plane to shield the analog signals. Additionally, keep the analog power supply (AVDD) and digital power supply (DVDD) separate and use decoupling capacitors to filter out noise.
Trust Checks
This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored
ES1868F Overview
Use the download button to access the ES1868F schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like ES186,
or try a keyword search, such as Other Consumer ICs