Part Image

FGH50N3 - onsemi

Description: Positive Temperature Coefficient above 50A; Low saturation voltage: VCE(sat) = 1.4V max; SCWT = 8µs@ = 125°C; Low EOFF = 6.6µJ/A; 300V Switching SOA Capability

Download FGH50N3 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
FGH50N3 - onsemi PCB footprint - Transistor Outline, Vertical - Transistor Outline, Vertical - TO−247−3LD SHORT LEAD CASE 340CK ISSUE  A
click to zoom
3D Models
FGH50N3 - onsemi  - 3D model - Transistor Outline, Vertical - TO−247−3LD SHORT LEAD CASE 340CK ISSUE  A
click to zoom
  • Datasheet Download Datasheet
  • Stock & Prices $ Price & Stock for FGH50N3
  • Part Number FGH50N3
  • Manufacturer onsemi
  • Pin Count 3
  • Part Category Transistor IGBT
  • Package Category Transistor Outline, Vertical
  • Footprint Name Transistor Outline, Vertical - TO−247−3LD SHORT LEAD CASE 340CK ISSUE A
  • Released Date May 29, 2023
  • Last Modified Date Jan 22, 2025 4:53 PM UTC
  • Pinout / Pin List Click Here (Member Only)

FGH50N3 Details

  • Manufacturer Part Number:

    FGH50N3

  • Brand Name:

    onsemi

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    TO-247-3

  • Manufacturer Package Code:

    340CK

  • Country Of Origin:

    Mainland China

  • ECCN Code:

    EAR99

  • Manufacturer:

    onsemi

  • YTEOL:

    0

  • Additional Feature:

    LOW CONDUCTION LOSS

  • Case Connection:

    COLLECTOR

  • Collector Current-Max (IC):

    75 A

  • Collector-Emitter Voltage-Max:

    300 V

  • Configuration:

    SINGLE

  • Gate-Emitter Thr Voltage-Max:

    5.5 V

  • Gate-Emitter Voltage-Max:

    20 V

  • JEDEC-95 Code:

    TO-247

  • JESD-30 Code:

    R-PSFM-T3

  • JESD-609 Code:

    e3

  • Number of Elements:

    1

  • Number of Terminals:

    3

  • Operating Temperature-Max:

    150 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Shape:

    RECTANGULAR

  • Package Style:

    FLANGE MOUNT

  • Peak Reflow Temperature (Cel):

    NOT SPECIFIED

  • Polarity/Channel Type:

    N-CHANNEL

  • Power Dissipation-Max (Abs):

    463 W

  • Qualification Status:

    Not Qualified

  • Surface Mount:

    NO

  • Terminal Finish:

    Matte Tin (Sn) - annealed

  • Terminal Form:

    THROUGH-HOLE

  • Terminal Position:

    SINGLE

  • Time@Peak Reflow Temperature-Max (s):

    NOT SPECIFIED

  • Transistor Application:

    POWER CONTROL

  • Transistor Element Material:

    SILICON

  • Turn-off Time-Nom (toff):

    162 ns

  • Turn-on Time-Nom (ton):

    32 ns

FGH50N3 Frequently Asked Questions (FAQs)

  • The maximum safe operating area (SOA) for the FGH50N3 is not explicitly stated in the datasheet, but it can be estimated based on the device's thermal and electrical characteristics. As a general guideline, the SOA is typically limited by the device's maximum junction temperature (Tj) and voltage ratings. For the FGH50N3, the maximum Tj is 150°C, and the maximum voltage rating is 500V. Therefore, the SOA can be estimated to be around 250°C/W for a 500V, 50A device.
  • To ensure proper cooling of the FGH50N3, it is essential to provide adequate heat sinking and thermal management. This can be achieved by using a heat sink with a thermal resistance of less than 1°C/W, and applying a thermal interface material (TIM) with a thermal conductivity of at least 5 W/m-K. Additionally, ensuring good airflow around the device and heat sink can help to reduce the thermal resistance and prevent overheating.
  • The recommended gate drive voltage for the FGH50N3 is between 10V and 15V. However, the optimal gate drive voltage may vary depending on the specific application and switching frequency. It is recommended to consult the datasheet and application notes for more information on gate drive requirements.
  • Yes, the FGH50N3 can be used in a parallel configuration to increase the overall current handling capability. However, it is essential to ensure that the devices are properly matched and that the gate drive signals are synchronized to prevent uneven current sharing. Additionally, the thermal management and heat sinking must be designed to accommodate the increased power dissipation.
  • The recommended PCB layout for the FGH50N3 involves using a multi-layer board with a solid ground plane and a separate power plane for the high-voltage and low-voltage circuits. The device should be placed close to the heat sink, and the gate drive circuitry should be located near the device to minimize parasitic inductance. It is also recommended to use a Kelvin connection for the gate drive to minimize the effect of parasitic inductance.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

FGH50N3 Overview

Use the download button to access the FGH50N3 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like FGH50, or try a keyword search, such as IGBTs

Parts related to FGH50N3

Showing 0 results