Part Image

LC4064V-10T48I - Lattice Semiconductor

Description: CPLD ispMACH® 4000V Family 64 Macro Cells 125MHz 3.3V 48-Pin TQFP Tray

Download LC4064V-10T48I Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
LC4064V-10T48I - Lattice Semiconductor PCB footprint - Quad Flat Packages - Quad Flat Packages - 48-Pin TQFP
click to zoom
3D Models
LC4064V-10T48I - Lattice Semiconductor  - 3D model - Quad Flat Packages - 48-Pin TQFP
click to zoom

LC4064V-10T48I Details

  • Manufacturer Part Number:

    LC4064V-10T48I

  • Pbfree Code:

    No

  • Part Life Cycle Code:

    Obsolete

  • Part Package Code:

    QFP

  • Package Description:

    TQFP-48

  • Pin Count:

    48

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Lattice Semiconductor Corporation

  • YTEOL:

    0

  • Architecture:

    PAD-TYPE

  • Clock Frequency-Max:

    86 MHz

  • In-System Programmable:

    YES

  • JESD-30 Code:

    S-PQFP-G48

  • JESD-609 Code:

    e0

  • JTAG BST:

    YES

  • Length:

    7 mm

  • Moisture Sensitivity Level:

    3

  • Number of Dedicated Inputs:

    4

  • Number of I/O Lines:

    32

  • Number of Inputs:

    36

  • Number of Macro Cells:

    64

  • Number of Outputs:

    32

  • Number of Product Terms:

    83

  • Number of Terminals:

    48

  • Operating Temperature-Max:

    105 °C

  • Operating Temperature-Min:

    -40 °C

  • Organization:

    4 DEDICATED INPUTS, 32 I/O

  • Output Function:

    MACROCELL

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    TFQFP

  • Package Equivalence Code:

    QFP48,.35SQ,20

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, THIN PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    240

  • Programmable Logic Type:

    EE PLD

  • Propagation Delay:

    10 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.2 mm

  • Supply Voltage-Max:

    3.6 V

  • Supply Voltage-Min:

    3 V

  • Supply Voltage-Nom:

    3.3 V

  • Surface Mount:

    YES

  • Terminal Finish:

    TIN LEAD

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Width:

    7 mm

LC4064V-10T48I Frequently Asked Questions (FAQs)

  • The recommended power-up sequence is to apply VCCIO first, followed by VCCINT. This ensures that the internal voltage regulators are powered up correctly.
  • The LC4064V-10T48I has a built-in clock tree that can be configured using the ispLEVER Classic software. You can also use the Clock Wizard tool to generate a clock tree that meets your specific requirements.
  • The maximum frequency of the LC4064V-10T48I is 150 MHz. However, the actual frequency may vary depending on the specific application and design.
  • The LC4064V-10T48I has a dedicated reset pin (nCONFIG) that can be used to reset the device. You can also use a reset signal generated by a external circuit or a microcontroller.
  • The power consumption of the LC4064V-10T48I varies depending on the specific application and design. However, the typical power consumption is around 100-200 mW.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

LC4064V-10T48I Overview

Use the download button to access the LC4064V-10T48I schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like LC406, or try a keyword search, such as Programmable Logic Devices

Parts related to LC4064V-10T48I

Showing 0 results