Part Image

LC4064V-25TN100C - Lattice Semiconductor

Description: CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD

Download LC4064V-25TN100C Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
LC4064V-25TN100C - Lattice Semiconductor PCB footprint - Quad Flat Packages - Quad Flat Packages - 100-Pin TQFP
click to zoom
3D Models
LC4064V-25TN100C - Lattice Semiconductor  - 3D model - Quad Flat Packages - 100-Pin TQFP
click to zoom

LC4064V-25TN100C Details

  • Manufacturer Part Number:

    LC4064V-25TN100C

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Part Package Code:

    QFP

  • Package Description:

    TQFP-100

  • Pin Count:

    100

  • Country Of Origin:

    Indonesia, Malaysia

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Lattice Semiconductor Corporation

  • YTEOL:

    5

  • Architecture:

    PAD-TYPE

  • Clock Frequency-Max:

    250 MHz

  • In-System Programmable:

    YES

  • JESD-30 Code:

    S-PQFP-G100

  • JESD-609 Code:

    e3

  • JTAG BST:

    YES

  • Length:

    14 mm

  • Moisture Sensitivity Level:

    3

  • Number of Dedicated Inputs:

    10

  • Number of I/O Lines:

    64

  • Number of Inputs:

    74

  • Number of Macro Cells:

    64

  • Number of Outputs:

    64

  • Number of Product Terms:

    83

  • Number of Terminals:

    100

  • Operating Temperature-Max:

    90 °C

  • Organization:

    10 DEDICATED INPUTS, 64 I/O

  • Output Function:

    MACROCELL

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFQFP

  • Package Equivalence Code:

    QFP100,.63SQ,20

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    EE PLD

  • Propagation Delay:

    2.5 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    3.6 V

  • Supply Voltage-Min:

    3 V

  • Supply Voltage-Nom:

    3.3 V

  • Surface Mount:

    YES

  • Terminal Finish:

    MATTE TIN

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Time@Peak Reflow Temperature-Max (s):

    40

  • Width:

    14 mm

LC4064V-25TN100C Frequently Asked Questions (FAQs)

  • The recommended operating voltage range for the LC4064V-25TN100C is 2.7V to 3.6V.
  • The LC4064V-25TN100C has a built-in oscillator that can be used to generate a clock signal. You can also use an external clock source connected to the CLK pin.
  • The maximum frequency of operation for the LC4064V-25TN100C is 100 MHz.
  • The LC4064V-25TN100C can be programmed using the Lattice ispVM system or the Lattice Diamond software.
  • The power consumption of the LC4064V-25TN100C depends on the operating frequency and voltage. Typically, it consumes around 100-200 mW at 3.3V and 100 MHz.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

LC4064V-25TN100C Overview

Use the download button to access the LC4064V-25TN100C schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like LC406, or try a keyword search, such as Programmable Logic Devices

Parts related to LC4064V-25TN100C

Showing 0 results