Part Image

LC4064ZE-7TN48C - Lattice Semiconductor

Description: CPLD - Complex Programmable Logic Devices 64MC 32 I/O Low Pwr 1.8V 7.5ns

Download LC4064ZE-7TN48C Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
LC4064ZE-7TN48C - Lattice Semiconductor PCB footprint - Quad Flat Packages - Quad Flat Packages - TQFP-48
click to zoom
3D Models
LC4064ZE-7TN48C - Lattice Semiconductor  - 3D model - Quad Flat Packages - TQFP-48
click to zoom

LC4064ZE-7TN48C Details

  • Manufacturer Part Number:

    LC4064ZE-7TN48C

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Part Package Code:

    QFP

  • Package Description:

    7 X 7 MM, LEAD FREE, TQFP-48

  • Pin Count:

    48

  • Country Of Origin:

    Indonesia, Japan, Malaysia, Philippines, Taiwan

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Lattice Semiconductor Corporation

  • YTEOL:

    5

  • Additional Feature:

    YES

  • Clock Frequency-Max:

    111 MHz

  • In-System Programmable:

    YES

  • JESD-30 Code:

    S-PQFP-G48

  • JESD-609 Code:

    e3

  • JTAG BST:

    YES

  • Length:

    7 mm

  • Moisture Sensitivity Level:

    3

  • Number of Dedicated Inputs:

    4

  • Number of I/O Lines:

    32

  • Number of Inputs:

    36

  • Number of Macro Cells:

    64

  • Number of Outputs:

    32

  • Number of Terminals:

    48

  • Operating Temperature-Max:

    90 °C

  • Organization:

    4 DEDICATED INPUTS, 32 I/O

  • Output Function:

    MACROCELL

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    TFQFP

  • Package Equivalence Code:

    TQFP48,.35SQ

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, THIN PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    EE PLD

  • Propagation Delay:

    7.5 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.2 mm

  • Supply Voltage-Max:

    1.9 V

  • Supply Voltage-Min:

    1.7 V

  • Supply Voltage-Nom:

    1.8 V

  • Surface Mount:

    YES

  • Technology:

    CMOS

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Time@Peak Reflow Temperature-Max (s):

    40

  • Width:

    7 mm

LC4064ZE-7TN48C Frequently Asked Questions (FAQs)

  • The recommended power-up sequence is to apply VCCIO before VCC. This ensures that the internal voltage regulators are powered up correctly.
  • The LC4064ZE-7TN48C has a built-in clock tree that can be configured using the Lattice Diamond software. The clock tree can be customized to meet specific design requirements.
  • The maximum frequency of operation for the LC4064ZE-7TN48C is 150 MHz. However, this can vary depending on the specific design and operating conditions.
  • The LC4064ZE-7TN48C has a dedicated reset pin that can be used to reset the device. The reset signal can be generated internally or externally using a reset controller.
  • The power consumption of the LC4064ZE-7TN48C varies depending on the operating frequency, voltage, and design complexity. The typical power consumption is around 100-200 mW.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

LC4064ZE-7TN48C Overview

Use the download button to access the LC4064ZE-7TN48C schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like LC406, or try a keyword search, such as Programmable Logic Devices

Parts related to LC4064ZE-7TN48C

Showing 0 results