Part Image

LC4384V-75TN176C - Lattice Semiconductor

Description: CPLD - Complex Programmable Logic Devices 400MHZ 384 Macrocell 3.3 V 7.5 tPD

Download LC4384V-75TN176C Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
LC4384V-75TN176C - Lattice Semiconductor PCB footprint - Quad Flat Packages - Quad Flat Packages - 176-Pin TQFP Package
click to zoom
3D Models
LC4384V-75TN176C - Lattice Semiconductor  - 3D model - Quad Flat Packages - 176-Pin TQFP Package
click to zoom

LC4384V-75TN176C Details

  • Manufacturer Part Number:

    LC4384V-75TN176C

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Part Package Code:

    QFP

  • Package Description:

    TQFP-176

  • Pin Count:

    176

  • Country Of Origin:

    Malaysia

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Lattice Semiconductor Corporation

  • YTEOL:

    10

  • Architecture:

    PAD-TYPE

  • Clock Frequency-Max:

    111 MHz

  • In-System Programmable:

    YES

  • JESD-30 Code:

    S-PQFP-G176

  • JESD-609 Code:

    e3

  • JTAG BST:

    YES

  • Length:

    21 mm

  • Moisture Sensitivity Level:

    3

  • Number of Dedicated Inputs:

    4

  • Number of I/O Lines:

    128

  • Number of Inputs:

    132

  • Number of Macro Cells:

    384

  • Number of Outputs:

    128

  • Number of Product Terms:

    83

  • Number of Terminals:

    176

  • Operating Temperature-Max:

    90 °C

  • Organization:

    4 DEDICATED INPUTS, 128 I/O

  • Output Function:

    MACROCELL

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFQFP

  • Package Equivalence Code:

    QFP176,1.0SQ,20

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    EE PLD

  • Propagation Delay:

    7.5 ns

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    3.6 V

  • Supply Voltage-Min:

    3 V

  • Supply Voltage-Nom:

    3.3 V

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Time@Peak Reflow Temperature-Max (s):

    40

  • Width:

    21 mm

LC4384V-75TN176C Frequently Asked Questions (FAQs)

  • The recommended power-up sequence is to apply VCCIO before VCCINT, and to ensure that VCCIO is stable before applying VCCINT.
  • To implement a reliable JTAG chain, ensure that each device has a unique TDI/TDO connection, and use a JTAG cable with a 1-kΩ resistor in series with the TCK signal to prevent signal reflection.
  • The maximum frequency for the PLL is 350 MHz, but it can be overclocked up to 400 MHz with reduced margins.
  • To optimize power consumption, use the lowest possible voltage, turn off unused resources, and use the power-saving features such as clock gating and dynamic voltage frequency scaling.
  • The LC4384V-75TN176C is not radiation-hardened, and its performance may degrade in radiation-intensive environments. Consult with Lattice Semiconductor Corporation for radiation-tolerant alternatives.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

LC4384V-75TN176C Overview

Use the download button to access the LC4384V-75TN176C schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like LC438, or try a keyword search, such as Programmable Logic Devices

Parts related to LC4384V-75TN176C

Showing 0 results