Part Image

LCMXO2-2000HC-6TG100C - Lattice Semiconductor

Description: FPGA - Field Programmable Gate Array 2112 LUTs 80 IO 3.3V 6 Spd

Download LCMXO2-2000HC-6TG100C Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
LCMXO2-2000HC-6TG100C - Lattice Semiconductor PCB footprint - Quad Flat Packages - Quad Flat Packages - 100-Pin TQFP
click to zoom
3D Models
LCMXO2-2000HC-6TG100C - Lattice Semiconductor  - 3D model - Quad Flat Packages - 100-Pin TQFP
click to zoom

LCMXO2-2000HC-6TG100C Details

  • Manufacturer Part Number:

    LCMXO2-2000HC-6TG100C

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Country Of Origin:

    Malaysia, Philippines, Taiwan

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.01

  • Manufacturer:

    Lattice Semiconductor Corporation

  • YTEOL:

    19

  • Additional Feature:

    ALSO OPERATES AT 3.3 V NOMINAL SUPPLY

  • Clock Frequency-Max:

    130.5 MHz

  • JESD-30 Code:

    S-PQFP-G100

  • JESD-609 Code:

    e3

  • Length:

    14 mm

  • Moisture Sensitivity Level:

    3

  • Number of Inputs:

    79

  • Number of Logic Cells:

    2112

  • Number of Outputs:

    79

  • Number of Terminals:

    100

  • Operating Temperature-Max:

    85 °C

  • Organization:

    264 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFQFP

  • Package Equivalence Code:

    QFP100,.63SQ,20

  • Package Shape:

    SQUARE

  • Package Style:

    FLATPACK, LOW PROFILE, FINE PITCH

  • Packing Method:

    TRAY

  • Programmable Logic Type:

    FIELD PROGRAMMABLE GATE ARRAY

  • Qualification Status:

    Not Qualified

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    3.465 V

  • Supply Voltage-Min:

    2.375 V

  • Supply Voltage-Nom:

    2.5 V

  • Surface Mount:

    YES

  • Temperature Grade:

    OTHER

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.5 mm

  • Terminal Position:

    QUAD

  • Width:

    14 mm

LCMXO2-2000HC-6TG100C Frequently Asked Questions (FAQs)

  • The LCMXO2-2000HC-6TG100C has an operating temperature range of -40°C to 100°C.
  • You can implement a clock tree using the FPGA's built-in clock management resources, such as the Phase-Locked Loop (PLL) and the Clock Management Unit (CMU). The Lattice Diamond software provides tools and IP cores to help you design and implement a clock tree.
  • The maximum frequency of the FPGA's I/O pins is 640 MHz, but this can vary depending on the specific I/O standard and the signal integrity of the board design.
  • You can configure the FPGA's power management features using the Lattice Diamond software and the Power Manager IP core. This allows you to control the power consumption of the FPGA and optimize it for your specific application.
  • The latency of the FPGA's memory interfaces depends on the specific interface and the memory technology used. For example, the latency of the DDR3 memory interface is typically around 2-3 clock cycles, while the latency of the SPI flash interface is typically around 10-20 clock cycles.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

LCMXO2-2000HC-6TG100C Overview

Use the download button to access the LCMXO2-2000HC-6TG100C schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like LCMXO, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to LCMXO2-2000HC-6TG100C

Showing 0 results