Part Image

SI5618-TP - MCC

Description: Small Signal MOSFETS

Download SI5618-TP Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
SI5618-TP - MCC PCB footprint - SOT23 (3-Pin) - SOT23 (3-Pin) - SI5618-TP
click to zoom
3D Models
SI5618-TP - MCC  - 3D model - SOT23 (3-Pin) - SI5618-TP
click to zoom

SI5618-TP Details

  • Manufacturer Part Number:

    SI5618-TP

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    SOT-23, 3 PIN

  • Country Of Origin:

    Mainland China

  • ECCN Code:

    EAR99

  • Manufacturer:

    Micro Commercial Components

  • YTEOL:

    6.9

  • Configuration:

    SINGLE WITH BUILT-IN DIODE

  • DS Breakdown Voltage-Min:

    60 V

  • Drain Current-Max (ID):

    1.9 A

  • Drain-source On Resistance-Max:

    0.2 Ω

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • Feedback Cap-Max (Crss):

    35 pF

  • JESD-30 Code:

    R-PDSO-G3

  • JESD-609 Code:

    e3

  • Number of Elements:

    1

  • Number of Terminals:

    3

  • Operating Mode:

    ENHANCEMENT MODE

  • Operating Temperature-Max:

    150 °C

  • Operating Temperature-Min:

    -55 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE

  • Peak Reflow Temperature (Cel):

    260

  • Polarity/Channel Type:

    P-CHANNEL

  • Power Dissipation-Max (Abs):

    0.83 W

  • Surface Mount:

    YES

  • Terminal Finish:

    Matte Tin (Sn)

  • Terminal Form:

    GULL WING

  • Terminal Position:

    DUAL

  • Time@Peak Reflow Temperature-Max (s):

    10

  • Transistor Element Material:

    SILICON

SI5618-TP Frequently Asked Questions (FAQs)

  • A good PCB layout for the SI5618-TP involves keeping the input and output traces short and separate, using a solid ground plane, and placing decoupling capacitors close to the device. A 4-layer PCB with a dedicated power plane and a solid ground plane is recommended.
  • To ensure proper biasing, connect the VCC pin to a stable voltage source, and decouple it with a 10uF capacitor to ground. The EN pin should be tied to a logic high (VCC) for normal operation. The FB pin should be connected to a resistive divider to set the output voltage.
  • The SI5618-TP can handle input voltages up to 18V, but it's recommended to keep the input voltage below 15V for optimal performance and to prevent overheating.
  • The output voltage of the SI5618-TP can be calculated using the following formula: Vout = (R1 / R2) * (VFB - VREF), where R1 and R2 are the resistors in the feedback network, VFB is the feedback voltage, and VREF is the internal reference voltage (1.25V).
  • The SI5618-TP can deliver up to 1.5A of output current, but it's recommended to keep the output current below 1.2A for optimal performance and to prevent overheating.

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SI5618-TP Overview

Use the download button to access the SI5618-TP schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SI561, or try a keyword search, such as Small Signal Field-Effect Transistors

Parts related to SI5618-TP

Showing 0 results

SI5618-TP Alternates

Showing results

Image Part Number Model
Part Image SI5618-TP-HF Micro Commercial Components

Small Signal Field-Effect Transistor