Part Image

SN65LVDS179DGKG4 - Texas Instruments

Description: LVDS Driver/Receiver 150Mbps 0.454V 8-Pin VSSOP Tube

Download SN65LVDS179DGKG4 Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
SN65LVDS179DGKG4 - Texas Instruments PCB footprint - Small Outline Packages - Small Outline Packages - DGK  (S-PDSO-G8)
click to zoom
3D Models
SN65LVDS179DGKG4 - Texas Instruments  - 3D model - Small Outline Packages - DGK  (S-PDSO-G8)
click to zoom

SN65LVDS179DGKG4 Details

  • Manufacturer Part Number:

    SN65LVDS179DGKG4

  • Brand Name:

    Texas Instruments

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Part Package Code:

    MSOP

  • Package Description:

    VSSOP-8

  • Pin Count:

    8

  • ECCN Code:

    EAR99

  • HTS Code:

    8542.39.00.60

  • Manufacturer:

    Texas Instruments

  • YTEOL:

    15

  • Differential Output:

    YES

  • Driver Number of Bits:

    1

  • High Level Input Current-Max:

    0.00002 A

  • Input Characteristics:

    DIFFERENTIAL

  • Interface IC Type:

    LINE TRANSCEIVER

  • Interface Standard:

    EIA-644; TIA-644

  • JESD-30 Code:

    S-PDSO-G8

  • JESD-609 Code:

    e4

  • Length:

    3 mm

  • Moisture Sensitivity Level:

    1

  • Number of Functions:

    1

  • Number of Terminals:

    8

  • Operating Temperature-Max:

    85 °C

  • Operating Temperature-Min:

    -40 °C

  • Out Swing-Min:

    0.247 V

  • Output Characteristics:

    DIFFERENTIAL

  • Output Low Current-Max:

    0.00002 A

  • Output Polarity:

    TRUE

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    TSSOP

  • Package Equivalence Code:

    TSSOP8,.19

  • Package Shape:

    SQUARE

  • Package Style:

    SMALL OUTLINE, THIN PROFILE, SHRINK PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Qualification Status:

    Not Qualified

  • Receive Delay-Max:

    4.5 ns

  • Receiver Number of Bits:

    1

  • Seated Height-Max:

    1.1 mm

  • Supply Current-Max:

    12 mA

  • Supply Voltage-Max:

    3.6 V

  • Supply Voltage-Min:

    3 V

  • Supply Voltage-Nom:

    3.3 V

  • Supply Voltage1-Max:

    3.6 V

  • Supply Voltage1-Min:

    3 V

  • Supply Voltage1-Nom:

    3.3 V

  • Surface Mount:

    YES

  • Technology:

    BIPOLAR

  • Temperature Grade:

    INDUSTRIAL

  • Terminal Finish:

    Nickel/Palladium/Gold (Ni/Pd/Au)

  • Terminal Form:

    GULL WING

  • Terminal Pitch:

    0.65 mm

  • Terminal Position:

    DUAL

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Transmit Delay-Max:

    2.7 ns

  • Width:

    3 mm

SN65LVDS179DGKG4 Frequently Asked Questions (FAQs)

  • The maximum cable length depends on the specific application and the signal frequency. As a general rule, the maximum cable length for LVDS signals is around 10-15 meters at a frequency of 100 MHz. However, it's recommended to consult the TI application note 'LVDS Owner's Manual' (SLMA002) for more detailed information on cable length and signal integrity.
  • The SN65LVDS179DGKG4 has internal 100-ohm differential termination resistors, so no external termination resistors are required. However, it's recommended to add a 0.1-uF capacitor between the VCC and GND pins to filter the power supply and reduce noise.
  • The power consumption of the SN65LVDS179DGKG4 depends on the operating frequency and the load capacitance. According to the datasheet, the typical power consumption is around 30-40 mW at a frequency of 100 MHz. However, it's recommended to consult the datasheet and perform power consumption calculations based on the specific application requirements.
  • Yes, the SN65LVDS179DGKG4 can operate with a 3.3V power supply. The device is specified to operate from 2.5V to 3.6V, making it compatible with 3.3V systems. However, it's recommended to ensure that the power supply voltage is within the specified range to ensure proper operation and reliability.
  • Skew and jitter are critical parameters in LVDS designs. To handle skew, it's recommended to use a clock signal with a short rise and fall time, and to use a common clock source for all devices in the system. To handle jitter, it's recommended to use a clock signal with a low jitter specification, and to use a phase-locked loop (PLL) or a clock data recovery (CDR) circuit to regenerate the clock signal.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SN65LVDS179DGKG4 Overview

Use the download button to access the SN65LVDS179DGKG4 schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SN65L, or try a keyword search, such as Line Driver or Receivers

About Texas Instruments

Texas Instruments (TI) designs and manufactures semiconductors and integrated circuits for a wide range of applications. The company's product portfolio includes analog chips, which are essential for managing power and signal functions in electronic devices, and embedded processors, which serve as the brains in various systems, enabling functionality in everything from industrial equipment to consumer electronics. TI's innovations in semiconductor technology have made it a leader in the industry.

Parts related to SN65LVDS179DGKG4

Showing 0 results

SN65LVDS179DGKG4 Alternates

Showing results

Image Part Number Model
Part Image SN65LVDS179DGKR Texas Instruments

Line Transceiver, 1 Func, 1 Driver, 1 Rcvr, BIPolar, PDSO8