Part Image

SSM6L39TU,LF - Toshiba

Description: X34 PB-F UF6 S-MOS (LF) TRANSI

Download SSM6L39TU,LF Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
SSM6L39TU,LF - Toshiba PCB footprint - SO Transistor Flat Lead - SO Transistor Flat Lead - SSM6L39TU
click to zoom
3D Models
SSM6L39TU,LF - Toshiba  - 3D model - SO Transistor Flat Lead - SSM6L39TU
click to zoom

SSM6L39TU,LF Details

  • Manufacturer Part Number:

    SSM6L39TU,LF

  • Pbfree Code:

    Yes

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Not Recommended

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    16 Weeks

  • Manufacturer:

    Toshiba America Electronic Components

  • YTEOL:

    3

  • Configuration:

    SEPARATE, 2 ELEMENTS WITH BUILT-IN DIODE

  • DS Breakdown Voltage-Min:

    20 V

  • Drain Current-Max (ID):

    1.6 A

  • Drain-source On Resistance-Max:

    0.139 Ω

  • FET Technology:

    METAL-OXIDE SEMICONDUCTOR

  • Feedback Cap-Max (Crss):

    37 pF

  • JESD-30 Code:

    R-PDSO-F6

  • Number of Elements:

    2

  • Number of Terminals:

    6

  • Operating Mode:

    ENHANCEMENT MODE

  • Operating Temperature-Max:

    150 °C

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Shape:

    RECTANGULAR

  • Package Style:

    SMALL OUTLINE

  • Polarity/Channel Type:

    N-CHANNEL AND P-CHANNEL

  • Power Dissipation-Max (Abs):

    0.5 W

  • Surface Mount:

    YES

  • Terminal Form:

    FLAT

  • Terminal Position:

    DUAL

  • Transistor Application:

    SWITCHING

  • Transistor Element Material:

    SILICON

SSM6L39TU,LF Frequently Asked Questions (FAQs)

  • A thermal pad is recommended under the package to improve heat dissipation. A minimum of 2oz copper thickness and a thermal relief pattern are recommended for optimal thermal performance.
  • Ensure that the device is operated within the recommended temperature range (−40°C to 150°C). Use a heat sink or thermal interface material to reduce thermal resistance. Avoid exceeding the maximum junction temperature (Tj) of 150°C.
  • A 10uF to 22uF X5R or X7R ceramic capacitor is recommended for input decoupling. The capacitor should be placed as close to the device as possible to minimize parasitic inductance.
  • Use a shielded enclosure, keep the device away from noise sources, and use a common-mode choke or ferrite bead to filter the input. Ensure that the PCB layout is optimized for minimal radiation and susceptibility.
  • A 10uF to 22uF X5R or X7R ceramic capacitor is recommended for output filtering. The capacitor should be placed as close to the device as possible to minimize parasitic inductance.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SSM6L39TU,LF Overview

Use the download button to access the SSM6L39TU,LF schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SSM6L, or try a keyword search, such as Small Signal Field-Effect Transistors

Parts related to SSM6L39TU,LF

Showing 0 results