Part Image

SSM6N16FE,L3F - Toshiba

Description: Small Signal MOSFET N-ch x 2 VDSS=20V, VGSS=+/-10V, ID=0.1A, RDS(ON)=3.0Ω @ 4.0V, in ES6 package

Download SSM6N16FE,L3F Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
SSM6N16FE,L3F - Toshiba PCB footprint - SO Transistor Flat Lead - SO Transistor Flat Lead - TOSHIBA 2-2N1D
click to zoom
3D Models
SSM6N16FE,L3F - Toshiba  - 3D model - SO Transistor Flat Lead - TOSHIBA 2-2N1D
click to zoom

SSM6N16FE,L3F Details

  • Manufacturer Part Number:

    SSM6N16FE,L3F

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • ECCN Code:

    EAR99

  • Factory Lead Time:

    12 Weeks

  • Manufacturer:

    Toshiba America Electronic Components

  • Peak Reflow Temperature (Cel):

    NOT SPECIFIED

  • Time@Peak Reflow Temperature-Max (s):

    NOT SPECIFIED

SSM6N16FE,L3F Frequently Asked Questions (FAQs)

  • Toshiba recommends a PCB layout with a thermal pad connected to a large copper area on the PCB to dissipate heat efficiently. A minimum of 2oz copper thickness is recommended, and the copper area should be connected to a ground plane to reduce thermal resistance.
  • To ensure reliable operation in high-temperature environments, it is recommended to derate the maximum junction temperature (Tj) by 10°C to 15°C to account for thermal resistance and other environmental factors. Additionally, ensure proper heat sinking and thermal management to keep the device within the recommended operating temperature range.
  • Toshiba recommends a gate drive voltage of 10V to 15V and a gate current of 1A to 2A for optimal switching performance. However, the actual gate drive requirements may vary depending on the specific application and circuit design.
  • To prevent latch-up and ensure safe operating area (SOA), it is recommended to follow proper design guidelines, such as limiting the voltage and current stress on the device, using a gate resistor to slow down the gate voltage rise time, and ensuring that the device is operated within the recommended SOA boundaries.
  • Toshiba recommends following standard ESD protection and handling procedures, such as using an ESD wrist strap or mat, storing the devices in anti-static packaging, and avoiding direct contact with the device pins. Additionally, it is recommended to follow the JEDEC standard for ESD sensitivity testing (JESD22-A114).

Trust Checks

This model has been built in collaboration with the manufacturer.
Manufacturer Collaborated
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

SSM6N16FE,L3F Overview

Use the download button to access the SSM6N16FE,L3F schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like SSM6N, or try a keyword search, such as Small Signal Field-Effect Transistors

Parts related to SSM6N16FE,L3F

Showing 0 results