Part Image

XC7Z020-3CLG400E - AMD

Description: IC SOC CORTEX-A9 866MHZ 400BGA

Download XC7Z020-3CLG400E Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
PCB Footprints
XC7Z020-3CLG400E - AMD PCB footprint - BGA - BGA - CLG400
click to zoom
3D Models
XC7Z020-3CLG400E - AMD  - 3D model - BGA - CLG400
click to zoom

XC7Z020-3CLG400E Details

  • Manufacturer Part Number:

    XC7Z020-3CLG400E

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    CSBGA-400

  • Country Of Origin:

    Taiwan

  • HTS Code:

    8542.31.00.60

  • Factory Lead Time:

    16 Weeks

  • Manufacturer:

    AMD

  • YTEOL:

    14

  • Combinatorial Delay of a CLB-Max:

    0.94 ns

  • JESD-30 Code:

    S-PBGA-B400

  • Length:

    17 mm

  • Moisture Sensitivity Level:

    3

  • Number of CLBs:

    6650

  • Number of Inputs:

    253

  • Number of Logic Cells:

    85000

  • Number of Outputs:

    253

  • Number of Terminals:

    400

  • Operating Temperature-Max:

    100 °C

  • Organization:

    6650 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    LFBGA

  • Package Equivalence Code:

    BGA400,20X20,32

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY, LOW PROFILE, FINE PITCH

  • Peak Reflow Temperature (Cel):

    260

  • Programmable Logic Type:

    FPGA SOC

  • Seated Height-Max:

    1.6 mm

  • Supply Voltage-Max:

    1.05 V

  • Supply Voltage-Min:

    0.95 V

  • Supply Voltage-Nom:

    1 V

  • Surface Mount:

    YES

  • Technology:

    28 nm

  • Terminal Finish:

    Tin/Silver/Copper (Sn96.5Ag3.0Cu0.5)

  • Terminal Form:

    BALL

  • Terminal Pitch:

    0.8 mm

  • Terminal Position:

    BOTTOM

  • Time@Peak Reflow Temperature-Max (s):

    30

  • Width:

    17 mm

XC7Z020-3CLG400E Frequently Asked Questions (FAQs)

  • The maximum operating frequency of the XC7Z020-3CLG400E is 350 MHz.
  • You can implement DDR3 memory interface using the MIG (Memory Interface Generator) tool provided by Xilinx. The tool generates a customized IP core for the DDR3 interface.
  • The power consumption of the XC7Z020-3CLG400E depends on the operating frequency, voltage, and other factors. According to the datasheet, the typical power consumption is around 1.5W at 350 MHz.
  • Yes, the XC7Z020-3CLG400E is suitable for high-reliability applications. It has a high mean time between failures (MTBF) and is designed to meet the requirements of aerospace, defense, and other high-reliability industries.
  • You can optimize the power consumption of the XC7Z020-3CLG400E by using power-saving features such as clock gating, voltage scaling, and dynamic voltage and frequency scaling. You can also use the Xilinx Power Estimator (XPE) tool to estimate and optimize power consumption.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

XC7Z020-3CLG400E Overview

Use the download button to access the XC7Z020-3CLG400E schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XC7Z0, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to XC7Z020-3CLG400E

Showing 0 results