Please enter a minimum 3 letters or numbers
Technical Content
Part Image

XCVU19P-2FSVB3824E - AMD

Description: Virtex® UltraScale+™ Field Programmable Gate Array (FPGA) IC 1760 79586918 8937600 3824-BBGA, FCBGA

Download XCVU19P-2FSVB3824E Model
Schematic
symbols
Schematic symbol is unavailable for download
PCB
footprints
PCB footprint is unavailable for download
3D
models
3D model is unavailable for download
Send part feedback
Symbol
XCVU19P-2FSVB3824E - AMD - PCB symbol
click to zoom
PCB Footprints
XCVU19P-2FSVB3824E - AMD PCB footprint - BGA - BGA - FSVA3824
click to zoom
3D Models
XCVU19P-2FSVB3824E - AMD - 3D model - BGA - FSVA3824
click to zoom

XCVU19P-2FSVB3824E Details

  • Manufacturer Part Number:

    XCVU19P-2FSVB3824E

  • Rohs Code:

    Yes

  • Part Life Cycle Code:

    Active

  • Package Description:

    FCBGA-3824

  • HTS Code:

    8542.31.00.60

  • Factory Lead Time:

    20 Weeks

  • Manufacturer:

    AMD

  • YTEOL:

    10

  • JESD-30 Code:

    S-PBGA-B3824

  • Length:

    65 mm

  • Number of CLBs:

    510720

  • Number of Inputs:

    1760

  • Number of Logic Cells:

    8937600

  • Number of Outputs:

    1760

  • Number of Terminals:

    3824

  • Operating Temperature-Max:

    100 °C

  • Organization:

    510720 CLBS

  • Package Body Material:

    PLASTIC/EPOXY

  • Package Code:

    BGA

  • Package Equivalence Code:

    BGA3824,63X63,40

  • Package Shape:

    SQUARE

  • Package Style:

    GRID ARRAY

  • Programmable Logic Type:

    FIELD PROGRAMMABLE GATE ARRAY

  • Seated Height-Max:

    4.64 mm

  • Supply Voltage-Max:

    0.876 V

  • Supply Voltage-Min:

    0.825 V

  • Supply Voltage-Nom:

    0.85 V

  • Surface Mount:

    YES

  • Technology:

    16 nm

  • Terminal Form:

    BALL

  • Terminal Pitch:

    1 mm

  • Terminal Position:

    BOTTOM

  • Width:

    65 mm

XCVU19P-2FSVB3824E Frequently Asked Questions (FAQs)

  • The maximum power consumption of the XCVU19P-2FSVB3824E is approximately 25W, but this can vary depending on the specific application and usage.
  • To implement a DDR4 memory interface on the XCVU19P-2FSVB3824E, you need to use the MIG (Memory Interface Generator) IP core provided by AMD, which generates a customized DDR4 controller based on your specific requirements.
  • The maximum clock frequency supported by the XCVU19P-2FSVB3824E is 500 MHz, but this can vary depending on the specific clock domain and the quality of the clock signal.
  • To optimize power consumption on the XCVU19P-2FSVB3824E, you can use various techniques such as clock gating, voltage scaling, and dynamic voltage and frequency scaling (DVFS), as well as using the AMD-provided power optimization tools and IP cores.
  • The maximum bandwidth of the PCIe interface on the XCVU19P-2FSVB3824E is x16 Gen3, which provides a bandwidth of up to 985 MB/s per lane, for a total bandwidth of up to 15.76 GB/s.

Trust Checks

This model has been provided by community users.
Community Provided
This model has been verified by system checks.
System Verified
This model has been reviewed by community users.
Community Approved
Sponsored

XCVU19P-2FSVB3824E Overview

Use the download button to access the XCVU19P-2FSVB3824E schematic symbol, PCB footprint, and 3D model.
To find more CAD model downloads similar to this part, try a partial part number search, like XCVU1, or try a keyword search, such as Field Programmable Gate Arrays

Parts related to XCVU19P-2FSVB3824E

Showing 0 results

Part Image

← Prev Next →
About Us Contact Us Terms of Service Do not sell or share my personal information Privacy Policy Digital Services Act Library Loader Twitter LinkedIn

All content Copyright © 2020, Supplyframe.com. All rights reserved. Back to top ↑