255-6 Footprint, Symbol and 3D Model search results

Showing 25 of 50960 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	1922556 Phoenix Contact	1	PCB header, nominal cross section: 6 mm?, color: green, nominal current: 76 A (41 A in combination with PC 6 plug), rated voltage (III/2): 1000 V, contact surface: Silver, type of contact: Male connector, Number of potentials: 9, Number of rows: 1, Number of positions per row: 9, number of connections: 9, product range: PCV 6-16/..-G, pitch: 10.16 mm, mounting: Wave soldering, pin layout: Linear pinning, solder pin [P]: 4 mm, Stecksystem: POWER COMBICON 16, Locking: without, type of packaging: packed in car	Other	1922556	3D model available Symbol and footprint available 3	1 Download Model
	TPS2556QDRBTQ1 Texas Instruments	1	Power Switch ICs - Power Distribution TPS2556QDRBRQ1	Small Outline No-lead	TPS2556QDRBTQ1	3D model available Symbol and footprint available 3	1 Download Model
	1025-56K API Delevan	1	Fixed Inductors 33 uH	Inductors, Axial Diameter Horizontal Mounting	1025-56K	3D model not available Symbol and footprint available 2	1 Download Model
	1025-56J API Delevan	1	Fixed Inductors 33uH 5% 3.4ohm Molded Unshield Coil	Inductors, Axial Diameter Horizontal Mounting	1025-56J	3D model available Symbol and footprint available 3	1 Download Model

	ECS-RTC-3225-5699C3-TR ECS	1	Real Time Clock Low Power High Stability +/-3 ppm -40 +85C I C Real Time Clock 3.2 x 2.5 mm	Other	ECS-RTC-3225-5699C3-TR	3D model available Symbol and footprint available 3	1 Download Model
	71V2556S166PFG Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	Quad Flat Packages	71V2556S166PFG	3D model available Symbol and footprint available 3	1 Download Model
	71V2556S100PFG Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	Quad Flat Packages	71V2556S100PFG	3D model available Symbol and footprint available 3	1 Download Model
	09670255655 HARTING	1	D-Sub 25pin male straight, turned, through hole, PL2	Other	09670255655	3D model available Symbol and footprint available 3	1 Download Model
	TMS-125-56-TM-S SAMTEC	1	25 Position, Single-Row .050" x .100" Micro Terminal Strip	Other	TMS-125-56-TM-S	3D model not available Symbol and footprint available 2	1 Download Model
	SIT9346AI-1C1A25E125.560000 SiTime	1	1 MHz to 220 MHz Endura™ Series Ultra-low Jitter Differential Oscillator	Other	SIT9346AI-1C1A25E125.560000	3D model available Symbol and footprint available 3	1 Download Model
	71V2556SA100BGGI Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	BGA	71V2556SA100BGGI	3D model available Symbol and footprint available 3	1 Download Model
	71V2556SA100BGGI8 Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	BGA	71V2556SA100BGGI8	3D model available Symbol and footprint available 3	1 Download Model
	MAL217255682E3 Vishay	1	Aluminum Electrolytic Capacitors Radial Miniature, Low Impedance, Automotive Grade	Capacitor, Polarized Radial Diameter	MAL217255682E3	3D model available Symbol and footprint available 3	1 Download Model
	71V2556S150PFG Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	Quad Flat Packages	71V2556S150PFG	3D model available Symbol and footprint available 3	1 Download Model
	HA9P2556-9Z Renesas Electronics	1	The HA-2556 is a monolithic, High-Speed, four quadrant, analog multiplier constructed in the Intersil Dielectrically Isolated High Frequency Process. The voltage output simplifies many designs by eliminating the current-to-voltage conversion stage required for current output multipliers. The HA-2556 provides a 450V/µs slew rate and maintains 52MHz and 57MHz bandwidths for the X and Y channels respectively, making it an ideal part for use in video systems. The suitability for precision video applications is	Small Outline Packages	HA9P2556-9Z	3D model available Symbol and footprint available 3	1 Download Model

	71V2556S133PFG Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	Quad Flat Packages	71V2556S133PFG	3D model available Symbol and footprint available 3	1 Download Model
	MAX25561ATJ/VY+ Analog Devices	1	6 x 220mA, ASIL B LED Backlight Driver with Boost Controller	Quad Flat No-Lead	MAX25561ATJ/VY+	3D model available Symbol and footprint available 3	1 Download Model
	255-6158-ND Panasonic	1	CP POWER RELAY 1 FORM C WL 12V	Other	255-6158-ND	3D model available Symbol and footprint available 3	1 Download Model
	MAX25561ATJ/VY+T Analog Devices	1	6 x 220mA, ASIL B LED Backlight Driver with Boost Controller	Quad Flat No-Lead	MAX25561ATJ/VY+T	3D model available Symbol and footprint available 3	1 Download Model
	MAX25561ATJ/V+ Analog Devices	1	6 x 220mA, ASIL B LED Backlight Driver with Boost Controller	Quad Flat No-Lead	MAX25561ATJ/V+	3D model available Symbol and footprint available 3	1 Download Model
	71V2556SA133BGG8 Renesas Electronics	1	SRAM 3.3V 128Kx36 ZBT Sync SRAM 2.5V	BGA	71V2556SA133BGG8	3D model available Symbol and footprint available 3	1 Download Model
	71V2556SA133BGG Renesas Electronics	1	SRAM 3.3V 128Kx36 ZBT Sync SRAM 2.5V	BGA	71V2556SA133BGG	3D model available Symbol and footprint available 3	1 Download Model
	71V2556SA100BGI Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	BGA	71V2556SA100BGI	3D model available Symbol and footprint available 3	1 Download Model
	DF2556FC20DV Renesas Electronics	1	The H8S/2556, 2552, 2506 Group is supported only for customers who have already adopted these products. The RX130 Group is recommended for new designs.	Quad Flat Packages	DF2556FC20DV	3D model available Symbol and footprint available 3	1 Download Model
	71V2556SA100BG8 Renesas Electronics	1	The 71V2556 3.3V CMOS Synchronous SRAM is organized as 128K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V2556 contains data I/O, address and control signal registers. It can provide four cycles of data for a single address presented to the SRAM.	BGA	71V2556SA100BG8	3D model available Symbol and footprint available 3	1 Download Model
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

255-6 Model Download Search Results

Popular Terminals and Terminal Blocks