Showing 25 of 9374 results
Filter by Manufacturer
Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action |
---|
Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
CRGS1206J82K
TE Connectivity
|
1 | Configuration Features: Number of Resistors 1 | Dimensions: Product Height .55 MM | Product Width .061 INCH | Product Length 3.1 MM | Product Height .022 INCH | Product Width 1.55 MM | Product Length .122 INCH | Electrical Characteristics: Resistance Class 1kΩ – 1MΩ | Resistance Value 82K OHM | Power Rating .6 WATT | Operating Voltage 200 V | Passive Component Tolerance 5 PCT | Packaging Features: Packaging Method Taped & Reeled | Product Type Features: Resistor Type General Purpose Resistor | Package S | Resistor Chip | CRGS1206J82K |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72841L10TFG
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L10TFG |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72821L10TF
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L10TF |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
2-84981-0
TE Connectivity
|
1 | Body Features: Primary Product Color Natural | Configuration Features: PCB Mount Orientation Right Angle | Compatible With Wire & Cable Type FPC | Number of Positions 20 | Number of Rows 1 | Compatible With Wire & Cable Type FFC | Contact Features: PCB Contact Termination Area Plating Material Thickness 1 MICM | PCB Contact Termination Area Plating Material Finish Matte | Contact Mating Area Plating Material Thickness 39.37 MICIN | Contact Mating Area Plating Material Tin | Contact Layout Inline | Contact S | Other | 2-84981-0 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
CRGP1210F12K
TE Connectivity
|
1 | Configuration Features: Number of Resistors 1 | Dimensions: Product Length .122 INCH | Product Width .102 INCH | Product Width 2.6 MM | Product Height .55 MM | Product Height .022 INCH | Product Length 3.1 MM | Electrical Characteristics: Resistance Value 12K OHM | Passive Component Tolerance 1 PCT | Operating Voltage 200 V | Power Rating .75 WATT | Resistance Class 1kΩ – 1MΩ | Packaging Features: Packaging Method Taped & Reeled | Product Type Features: Resistor Type General Purpose Resistor | Package S | Resistor Chip | CRGP1210F12K |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
2-84981-0
TE Connectivity
|
1 | Body Features: Primary Product Color Natural | Configuration Features: PCB Mount Orientation Right Angle | Compatible With Wire & Cable Type FPC | Number of Positions 20 | Number of Rows 1 | Compatible With Wire & Cable Type FFC | Contact Features: PCB Contact Termination Area Plating Material Thickness 1 MICM | PCB Contact Termination Area Plating Material Finish Matte | Contact Mating Area Plating Material Thickness 39.37 MICIN | Contact Mating Area Plating Material Tin | Contact Layout Inline | Contact S | Other | 2-84981-0 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72841L25TFI
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L25TFI |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72821L15TF8
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L15TF8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72841L25TF8
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L25TF8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72841L25TF
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L25TF |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
SMBF110CA-TP
MCC
|
1 | Features\r\n• For surface mounted applications\r\n• Low-profile package\r\n• Ideal for automated placement\r\n• Available in Unidirectionaand Bil directional\r\n• 600 W peak pulse power capability with a 10/1000 μs waveform\r\n• Low incremental surge resistance, excellent clamping capability\r\n• Very fast reponsse time\r\n• High temperature soldering guaranteed: 260 °C/10 s at terminals\r\n• Meets MSL level 1\r\n• Component in accordance to RoHS | Small Outline Diode Flat Lead | SMBF110CA-TP |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
SMBF100CA-TP
MCC
|
1 | For surface mounted applications\r\n• Low-profile package\r\n• Ideal for automated placement\r\n• Available in Unidirectionaand Bil directional\r\n• 600 W peak pulse power capability with a 10/1000 μs waveform\r\n• Low incremental surge resistance, excellent clamping capability\r\n• Very fast reponsse time\r\n• High temperature soldering guaranteed: 260 °C/10 s at terminals\r\n• Meets MSL level 1\r\n• Component in accordance to RoHS | Small Outline Diode Flat Lead | SMBF100CA-TP |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
STM708T/S/R
STMicroelectronics
|
1 | • Precision VCC monitor\r\n– T: 3.00 V ≤ VRST ≤ 3.15 V\r\n– S: 2.88 V ≤ VRST ≤ 3.00 V\r\n– R: STM706P: 2.59 V ≤ VRST ≤ 2.70 V\r\nRST and RST outputs\r\n• 200 ms (typ.) trec\r\n• Watchdog timer - 1.6 s (typ.)\r\n• Manual reset input (MR)\r\n• Power-fail comparator (PFI/PFO)\r\n• Low supply current - 40 µA (typ.)\r\n• Guaranteed RST (RST) assertion down to\r\nVCC = 1.0 V\r\n• Operating temperature: –40 °C to 85 °C\r\n(industrial grade)\r\n• RoHS compliance\r\n– Lead-free components are compliant with\r\nthe RoHS directive | Small Outline Packages | STM708T/S/R |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
EL7583IREZ
Renesas Electronics
|
1 | The EL7583 is a 3-channel DC/DC converter IC which is designed primarily for use in TFT-LCD applications. It features a PWM boost converter with 2. 7V to 14V input capability and 5V to 17V output, which powers the column drivers and provides up to 470mA @ 12V, 370mA @ 15V from 5V supply. A pair of charge pump control circuits provide regulated outputs of VON and VOFF supplies at 8V to 40V and -5V to -40V, respectively, each at up to 60mA. The EL7583 features adjustable switching frequency, adjustable soft s | Small Outline Packages | EL7583IREZ |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
ISL33337EIRZ
Renesas Electronics
|
1 | The ISL33334E, ISL33337E are two port interface ICs where port 1 is configured as a dual (2 Tx, 2 Rx) RS-232 transceiver and port 2 is a single RS-485/RS-422 transceiver. The on-board charge pump generates RS-232 compliant ±5V Tx output levels from a single VCC supply as low as 3. 15V. The transceivers are RS-232 compliant, with the Rx inputs handling up to ±25V. The port 2 transceiver supports both the RS-485 and RS-422 differential communication standards. The receiver features full fail-safe operation, s | Quad Flat No-Lead | ISL33337EIRZ |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72821L10PFG
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L10PFG |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
ISL33334EIAZ-T
Renesas Electronics
|
1 | The ISL33334E, ISL33337E are two port interface ICs where port 1 is configured as a dual (2 Tx, 2 Rx) RS-232 transceiver and port 2 is a single RS-485/RS-422 transceiver. The on-board charge pump generates RS-232 compliant ±5V Tx output levels from a single VCC supply as low as 3. 15V. The transceivers are RS-232 compliant, with the Rx inputs handling up to ±25V. The port 2 transceiver supports both the RS-485 and RS-422 differential communication standards. The receiver features full fail-safe operation, s | Small Outline Packages | ISL33334EIAZ-T |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72831L10PFG
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L10PFG |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72841L10TF
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L10TF |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72821L25TFI
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L25TFI |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72831L10TF
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L10TF |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72821L15PF8
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L15PF8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72841L15TFI8
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L15TFI8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
72831L15TFI8
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L15TFI8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
SMBF120CA-TP
MCC
|
1 | Features\r\n• For surface mounted applications\r\n• Low-profile package\r\n• Ideal for automated placement\r\n• Available in Unidirectionaand Bil directional\r\n• 600 W peak pulse power capability with a 10/1000 μs waveform\r\n• Low incremental surge resistance, excellent clamping capability\r\n• Very fast reponsse time\r\n• High temperature soldering guaranteed: 260 °C/10 s at terminals\r\n• Meets MSL level 1\r\n• Component in accordance to RoHS | Small Outline Diode Flat Lead | SMBF120CA-TP |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||