30.85 Footprint, Symbol and 3D Model search results

Showing 25 of 13046 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	30.852 Altech	1	Altech AKZ700 Series 5.08mm Pitch Vertical Feed Through Terminal Block, Wire to Board, Through Hole, 2 Way	Other	30.852	3D model available Symbol and footprint available 3	1 Download Model
	RJHSE-3085 Amphenol	1	AMPHENOL COMMERCIAL PRODUCTS - RJHSE-3085 - JACK, RJ45, W/LED, VERTICAL, 1PORT	Other	RJHSE-3085	3D model available Symbol and footprint available 3	1 Download Model
	LT3085IMS8E#TRPBF Analog Devices	1	LDO Regulator Pos 0V to 36V 0.5A Automotive 8-Pin MSOP EP T/R	Small Outline Packages	LT3085IMS8E#TRPBF	3D model available Symbol and footprint available 3	1 Download Model
	MAX13085EESA+ Analog Devices	1	Maxim MAX13085EESA+, Line Transceiver, EIA/TIA-485, 4.5 → 5.5 V, 8-Pin SOIC	Small Outline Packages	MAX13085EESA+	3D model available Symbol and footprint available 3	1 Download Model

	CN3085 Consonance	1	1A Nickel-Metal Hydride Battery Charger IC CN3085	Small Outline Packages	CN3085	3D model available Symbol and footprint available 3	1 Download Model
	52207-3085 Molex	1	30 Position FFC, FPC Connector Contacts, Top 0.039" (1.00mm) Surface Mount, Right Angle	Other	52207-3085	3D model available Symbol and footprint available 3	1 Download Model
	ISL83085EIUZ Renesas Electronics	1	The ISL8308xE are BiCMOS, ESD protected, 5V powered, single transceivers that meet both the RS-485 and RS-422 standards for balanced communication. Each driver output, and receiver input, is protected against ±15kV ESD strikes without latch-up, and unlike competitive products, this Intersil family is specified for 10% tolerance supplies (4. 5V to 5. 5V). These devices have very low bus currents (+125µA/-75µA), so they present a true 1/8 unit load to the RS-485 bus. This allows up to 256 transceivers on the	Small Outline Packages	ISL83085EIUZ	3D model available Symbol and footprint available 3	1 Download Model
	2308-5HDCGI Renesas Electronics	1	The 2308 is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The 2308 has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the i	Small Outline Packages	2308-5HDCGI	3D model available Symbol and footprint available 3	1 Download Model
	AB308-5.000MHZ ABRACON	1	HIGH FREQUENCY CYLINDRICAL TYPE MICROPROCESSOR CRYSTAL	Other	AB308-5.000MHZ	3D model available Symbol and footprint available 3	1 Download Model
	308.5 LITTELFUSE	1	Surface Mount Fuses FUSE SMD 30V FOR HAZ LOC UL913 0.500A	Other	308.5	3D model available Symbol and footprint available 3	1 Download Model
	71308-5414 Molex	1	2.54mm Pitch C-Grid Header, Surface Mount, Dual Row, Vertical, 14 Circuits, 1.50µm Minimum Bright Tin (Sn) Over Nickel (Ni) Plating, without PCB Locator Pegs	Other	71308-5414	3D model available Symbol and footprint available 3	1 Download Model
	71308-5408 Molex	0	Headers & Wire Housings CGrid SMT Bkwy Hdr Tin 8Ckt Tube	Other	71308-5408	3D model available Symbol and footprint available 3	1 Download Model
	MAX3085CSA+ Analog Devices	1	MAX3085CSA+, Line Transceiver, EIA/TIA-485, RS-485, RS-422 Differential, 4.75 → 5.25 V, 8-Pin SOIC	Small Outline Packages	MAX3085CSA+	3D model available Symbol and footprint available 3	1 Download Model
	M30853FHFP#U5 Renesas Electronics	1	M32C/80 M16C™ M32C/80/85 Microcontroller IC 16/32-Bit 32MHz 384KB (384K x 8) FLASH 100-QFP (14x20)	Quad Flat Packages	M30853FHFP#U5	3D model available Symbol and footprint available 3	1 Download Model
	SN65HVD3085EDG4 Texas Instruments	1	Low-Power RS-485 Transceivers	Small Outline Packages	SN65HVD3085EDG4	3D model available Symbol and footprint available 3	1 Download Model

	LT3085EMS8E Analog Devices	1	LDO Regulator Pos 0V to 36V 0.5A Automotive 8-Pin MSOP EP	Small Outline Packages	LT3085EMS8E	3D model available Symbol and footprint available 3	1 Download Model
	DSX321G 25MHZ/±30PPM/10PF/±30PPM（-30〜85℃） KDS	1	25MHZ/±30PPM/10PF/±30PPM（-30〜85℃）	Other	DSX321G 25MHZ/±30PPM/10PF/±30PPM（-30〜85℃）	3D model available Symbol and footprint available 3	1 Download Model
	MAX13085EASA Analog Devices	1	IC TXRX RS485/422 8-SOIC	Small Outline Packages	MAX13085EASA	3D model available Symbol and footprint available 3	1 Download Model
	A723085 EXXELIA	1	4700 µF 63/72 Un/U R 30 x 45	Other	A723085	3D model available Symbol and footprint available 3	1 Download Model
	CLA4603-085LF Skyworks	1	PIN Diodes .33pF -40C +150C Thrshld Lvl +9 dBm	Other	CLA4603-085LF	3D model available Symbol and footprint available 3	1 Download Model
	09-48-3085 Molex	1	Headers & Wire Housings 8P RT ANGLE PCB	Other	09-48-3085	3D model available Symbol and footprint available 3	1 Download Model
	L1T2-3085000000000 Lumileds	1	High Power LEDs - White Warm White, 3000K	Other	L1T2-3085000000000	3D model available Symbol and footprint available 3	1 Download Model
	71308-5464 Molex	0	CGrid SMT Bkwy Hdr Tin 64Ckt Tube	Other	71308-5464	3D model available Symbol and footprint available 3	1 Download Model
	2308-5HPGG Renesas Electronics	1	The 2308 is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The 2308 has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the i	Small Outline Packages	2308-5HPGG	3D model available Symbol and footprint available 3	1 Download Model
	2308-5HDCG8 Renesas Electronics	1	The 2308 is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The 2308 has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the i	Small Outline Packages	2308-5HDCG8	3D model available Symbol and footprint available 3	1 Download Model
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

30.85 Model Download Search Results

Popular Terminals and Terminal Blocks