G8NB1 Model Download Search Results

Showing 25 of 74 results

Price & Stock Powered by Findchips

Filter by Manufacturer

Image Part Number D.S Description Package Category Prices / Stock Model Action
Image Part Number D.S Description Package Category Prices / Stock Model Action
Part Image Part Image
G8NB-1 OMRON Electronic Components
1 Power/Signal Relay G8NB-1 0 Build or Request
Part Image Part Image 1 DDR3 SDRAM 1600MHz BGA W632GG8NB12J 1 Download Model
Part Image Part Image 1 DDR3 SDRAM 1333MHz BGA W634GG8NB15J 1 Download Model
Part Image Part Image 1 4Gb DDR3 SDRAM 1866MHz VFBGA78 BGA W634GG8NB11I 1 Download Model
Part Image Part Image 1 DDR3 SDRAM 1866MHz BGA W634GG8NB11J 1 Download Model
Part Image Part Image 1 DDR3 SDRAM 1333MHz BGA W632GG8NB15J 1 Download Model
Part Image Part Image 1  Power Supply: VDD, VDDQ = 1.5V ± 0.075V Double Data Rate architecture: two data transfers per clock cycle Eight internal banks for concurrent operation 8 bit prefetch architecture CAS Latency: 5, 6, 7, 8, 9, 10, 11, 13 and 14 Burst length 8 (BL8) and burst chop 4 (BC4) modes: fixed via mode register (MRS) or selectable OnThe-Fly (OTF) Programmable read burst ordering: interleaved or nibble sequential Bi-directional, differential data strobes (DQS and DQS#) are transmitted / received w BGA W631GG8NB12K 1 Download Model
Part Image Part Image 1  Power Supply: VDD, VDDQ = 1.8 V ± 0.1V Double Data Rate architecture: two data transfers per clock cycle CAS Latency: 3, 4, 5, 6 and 7 Burst Length: 4 and 8 Bi-directional, differential data strobes (DQS andDQS) are transmitted / received with data Edge-aligned with Read data and center-aligned with Write data DLL aligns DQ and DQS transitions with clock Differential clock inputs (CLK andCLK) Data masks (DM) for write data Commands entered on each positive CLK edge, data BGA W9751G8NB18W 1 Download Model
Part Image Part Image 1 4Gb DDR3 SDRAM 1866MHz VFBGA78 BGA W634GG8NB11K 1 Download Model
Part Image Part Image
G8NB1DC12BYOMR1 OMRON Electronics
1 Automotive Relay SPDT (1 Form C) 12VDC Coil Through Hole , 30A , 640mW , 225 Ohms , -40C to 105C Other G8NB1DC12BYOMR1 1 Download Model
Part Image Part Image 1 4Gb DDR3 SDRAM 1866MHz VFBGA78 BGA W634GG8NB11A 1 Download Model
Part Image Part Image 1 2Gb DDR3 SDRAM 1600MHz VFBGA78 BGA W632GG8NB12I 1 Download Model
Part Image Part Image 1 DDR3 SDRAM 1600MHz BGA W634GG8NB12K 1 Download Model
Part Image Part Image 1 2Gb DDR3 SDRAM 1600MHz VFBGA78 BGA W632GG8NB12S 1 Download Model
Part Image Part Image 1 2Gb DDR3 SDRAM 1333MHz VFBGA78 BGA W632GG8NB15K 1 Download Model
Part Image Part Image 1  Power Supply: VDD, VDDQ = 1.8 V ± 0.1V Double Data Rate architecture: two data transfers per clock cycle CAS Latency: 3, 4, 5, 6 and 7 Burst Length: 4 and 8 Bi-directional, differential data strobes (DQS andDQS) are transmitted / received with data Edge-aligned with Read data and center-aligned with Write data DLL aligns DQ and DQS transitions with clock Differential clock inputs (CLK andCLK) Data masks (DM) for write data Commands entered on each positive CLK edge, data BGA W9751G8NB18J 1 Download Model
Part Image Part Image 1 DDR3 SDRAM 1600MHz BGA W634GG8NB12J 1 Download Model
Part Image Part Image 1  Power Supply: VDD, VDDQ = 1.8 V ± 0.1V Double Data Rate architecture: two data transfers per clock cycle CAS Latency: 3, 4, 5, 6 and 7 Burst Length: 4 and 8 Bi-directional, differential data strobes (DQS andDQS) are transmitted / received with data Edge-aligned with Read data and center-aligned with Write data DLL aligns DQ and DQS transitions with clock Differential clock inputs (CLK andCLK) Data masks (DM) for write data Commands entered on each positive CLK edge, data BGA W9751G8NB18K 1 Download Model
Part Image Part Image 1 2Gb DDR3 SDRAM 1600MHz VFBGA78 BGA W632GG8NB12A 1 Download Model
Part Image Part Image 1 packagebga78 BGA W634GG8NB-15 1 Download Model
Part Image Part Image 1 DDR3 SDRAM 1600MHz BGA W631GG8NB12S 1 Download Model
Part Image Part Image 1 2Gb DDR3 SDRAM 1866MHz VFBGA78 BGA W632GG8NB11A 1 Download Model
Part Image Part Image 1 Power Supply: VDD, VDDQ = 1.5V ± 0.075V Double Data Rate architecture: two data transfers per clock cycle Eight internal banks for concurrent operation 8 bit prefetch architecture CAS Latency: 5, 6, 7, 8, 9, 10, 11, 13 and 14 Burst length 8 (BL8) and burst chop 4 (BC4) modes: fixed via mode register (MRS) or selectable OnThe-Fly (OTF) Programmable read burst ordering: interleaved or nibble sequential Bi-directional, differential data strobes (DQS and DQS#) are transmitted / received wit BGA W631GG8NB15A 1 Download Model
Part Image Part Image 1 VFBGA - 78 BGA W634GG8NB12W 1 Download Model
Part Image Part Image 1 Power Supply: VDD, VDDQ = 1.5V ± 0.075V Double Data Rate architecture: two data transfers per clock cycle Eight internal banks for concurrent operation 8 bit prefetch architecture CAS Latency: 5, 6, 7, 8, 9, 10, 11, 13 and 14 Burst length 8 (BL8) and burst chop 4 (BC4) modes: fixed via mode register (MRS) or selectable OnThe-Fly (OTF) Programmable read burst ordering: interleaved or nibble sequential Bi-directional, differential data strobes (DQS and DQS#) are transmitted / received wit BGA W631GG8NB11K 1 Download Model
Can't find what you're looking for? Request this part