LA 20 Footprint, Symbol and 3D Model search results

Showing 25 of 9110 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	72265LA20PF8 Renesas Electronics	1	The 72265 is a 16K x 18 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. SuperSync FIFOs are particularly appropriate for networking, video, telecommunications, data communications and other applications that need to buffer large amounts of data	Quad Flat Packages	72265LA20PF8	3D model available Symbol and footprint available 3	1 Download Model
	72265LA20TFI8 Renesas Electronics	1	The 72265 is a 16K x 18 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. SuperSync FIFOs are particularly appropriate for networking, video, telecommunications, data communications and other applications that need to buffer large amounts of data	Quad Flat Packages	72265LA20TFI8	3D model available Symbol and footprint available 3	1 Download Model
	7202LA20TP Renesas Electronics	1	The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Dual-In-Line Packages	7202LA20TP	3D model available Symbol and footprint available 3	1 Download Model
	71421LA20PF Renesas Electronics	1	The 71421 is a high-speed 2K x 8 Dual-Port Static RAM with internal interrupt logic for interprocessor communications. It is designed to be used as a "SLAVE" Dual-Port RAM together with the 71321 "MASTER" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode.	Quad Flat Packages	71421LA20PF	3D model available Symbol and footprint available 3	1 Download Model

	AMELA2012S1R5MT ABRACON	1	INDUCTOR, 1.5UH, SHIELDED, 2.9A ROHS COMPLIANT: YES	Inductors Precision Moulded	AMELA2012S1R5MT	3D model available Symbol and footprint available 3	1 Download Model
	AMELA2010S-1R5MT ABRACON	1	FIXED IND 1.5UH 2.8A 70MOHM SMD	Inductors Precision Moulded	AMELA2010S-1R5MT	3D model available Symbol and footprint available 3	1 Download Model
	7140LA20JG8 Renesas Electronics	1	The 7140 is a high-speed 1K x 8 Dual-Port Static RAM designed to be used as a "SLAVE" Dual-Port RAM together with the 7130 "MASTER" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode. Military grade product in compliance with MIL-PRF-38535 QML is available.	Plastic Leaded Chip Carrier	7140LA20JG8	3D model not available Symbol and footprint available 2	1 Download Model
	71421LA20JG8 Renesas Electronics	1	The 71421 is a high-speed 2K x 8 Dual-Port Static RAM with internal interrupt logic for interprocessor communications. It is designed to be used as a "SLAVE" Dual-Port RAM together with the 71321 "MASTER" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode.	Plastic Leaded Chip Carrier	71421LA20JG8	3D model not available Symbol and footprint available 2	1 Download Model
	R5F52305ADLA#20 Renesas Electronics	1	The RX230 Group of devices leverages an optimal combination of a 32-bit RXv2 CPU core with improved DSP/FPU and low-power consumption technology to realize extreme power efficiency. High-performance digital filtering, floating-point operations, and other processing can be performed even in environments with low current supply capacity. The RX230 Group is optimized for the general market requiring 5V power supply support, external bus, high DSP/FPU operational performance at low power consumption or high sen	BGA	R5F52305ADLA#20	3D model available Symbol and footprint available 3	1 Download Model
	7130LA20PFG Renesas Electronics	1	The 7130 is a high-speed 1K x 8 Dual-Port Static RAM designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the 7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode. Military grade product in compliance with MIL-PRF-38535	Quad Flat Packages	7130LA20PFG	3D model available Symbol and footprint available 3	1 Download Model
	7134LA20PDG Renesas Electronics	1	The 7134 is a high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode. Military grade prod	Dual-In-Line Packages	7134LA20PDG	3D model available Symbol and footprint available 3	1 Download Model
	71321LA20TFG Renesas Electronics	1	The 71321 is a high-speed 2K x 8 Dual-Port Static RAM with internal interrupt logic for interprocessor communications. It is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the 71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low sta	Quad Flat Packages	71321LA20TFG	3D model available Symbol and footprint available 3	1 Download Model
	V275LA20AP LITTELFUSE	1	Littelfuse, LA Metal Oxide Varistor 450pF 50A, Clamping 710V, Varistor 473V	Other	V275LA20AP	3D model available Symbol and footprint available 3	1 Download Model
	LGJ2G101MELA20 Nichicon	1	Nichicon Aluminium Electrolytic Capacitor 100μF 400V dc 25mm GJ Series, Through Hole Electrolytic, ±20%	Capacitor, Polarized Radial Diameter	LGJ2G101MELA20	3D model available Symbol and footprint available 3	1 Download Model
	V460LA20APX10 LITTELFUSE	1	V460LA20APX10	Other	V460LA20APX10	3D model available Symbol and footprint available 3	1 Download Model

	V275LA20A LITTELFUSE	1	V275LA20A metaloxide radial varistor275V	Other	V275LA20A	3D model available Symbol and footprint available 3	1 Download Model
	V230LA20AP LITTELFUSE	1	Littelfuse LA Series Variable Resistor 550pF 50A, Clamping 595V, Varistor 324 → 396V	Other	V230LA20AP	3D model available Symbol and footprint available 3	1 Download Model
	V175LA20AP LITTELFUSE	1	270 V 6.5 kA Varistor 1 Circuit Through Hole Disc 20mm	Other	V175LA20AP	3D model available Symbol and footprint available 3	1 Download Model
	TMS320C6202GJLA200 Texas Instruments	1	Digital Signal Processors & Controllers - DSP, DSC Fixed-Pt Dig Signal Proc	BGA	TMS320C6202GJLA200	3D model available Symbol and footprint available 3	1 Download Model
	LGJ2E221MELA20 Nichicon	1	Nichicon 220μF 250 V Aluminium Electrolytic Capacitor, GJ Series 3000h 25 Dia. x 20mm	Capacitor, Polarized Radial Diameter	LGJ2E221MELA20	3D model available Symbol and footprint available 3	1 Download Model
	IDT7133LA20JG Renesas Electronics	1	IDT SRAM Memory, IDT7133LA20JG- 32kbit	Plastic Leaded Chip Carrier	IDT7133LA20JG	3D model not available Symbol and footprint available 2	1 Download Model
	V150LA20BP LITTELFUSE	1	Littelfuse LA Series Variable Resistor 1.6nF 100A, Clamping 360V, Varistor 212 → 243V	Other	V150LA20BP	3D model available Symbol and footprint available 3	1 Download Model
	72V255LA20TF8 Renesas Electronics	1	The 72V255 is an 8K x 18 SuperSync FIFO memory with clocked read and write controls. It's a functionally compatible version of the 72255 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. SuperSync FIFOs are particularly appropriate for networking, video, telecommunications, data communications and other applications that nee	Quad Flat Packages	72V255LA20TF8	3D model available Symbol and footprint available 3	1 Download Model
	7130LA20TF8 Renesas Electronics	1	The 7130 is a high-speed 1K x 8 Dual-Port Static RAM designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the 7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode. Military grade product in compliance with MIL-PRF-38535	Quad Flat Packages	7130LA20TF8	3D model available Symbol and footprint available 3	1 Download Model
	7201LA20P Renesas Electronics	1	The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Dual-In-Line Packages	7201LA20P	3D model available Symbol and footprint available 3	1 Download Model
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

LA 20 Model Download Search Results

Popular Fixed Inductors