Showing 25 of 17600 results
Filter by Manufacturer
Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action |
---|
Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
R5F10RLAGFB#70
Renesas Electronics
|
1 | RL78/L12 microcontrollers have a built-in segment LCD driver. Three LCD driving voltage generation methods (external resistance division, capacitive split, and internal voltage boost) are supported, corresponding to a variety of segment LCD panels. They realize low current consumptionNote 1: external resistance division: 1.60 μANote 2, internal voltage boost: 1.19 μA, and capacitive split: 0.68 µA. With a lineup of 32 to 64-pin products supporting up to 280 segments, these microcontrollers are perfect for s | Quad Flat Packages | R5F10RLAGFB#70 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
8T49N1012-998NLGI8
Renesas Electronics
|
1 | The 8T49N1012 has one fractional-feedback PLL that can be used for frequency synthesis. It is equipped with two integer and eight fractional output dividers, allowing the generation of up to ten different output frequencies, ranging from 8kHz to 1GHz. Eight of these frequencies are completely independent of each other and the inputs. Two more are related frequencies. The twelve outputs may select among LVPECL, LVDS, HSCL or LVCMOS output levels.This functionality makes it ideal to be used in any frequency s | Quad Flat No-Lead | 8T49N1012-998NLGI8 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
R5F10RLCGNB#60
Renesas Electronics
|
1 | RL78/L12 microcontrollers have a built-in segment LCD driver. Three LCD driving voltage generation methods (external resistance division, capacitive split, and internal voltage boost) are supported, corresponding to a variety of segment LCD panels. They realize low current consumptionNote 1: external resistance division: 1.60 μANote 2, internal voltage boost: 1.19 μA, and capacitive split: 0.68 µA. With a lineup of 32 to 64-pin products supporting up to 280 segments, these microcontrollers are perfect for s | Quad Flat No-Lead | R5F10RLCGNB#60 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
R5F10RG8GFB#70
Renesas Electronics
|
1 | RL78/L12 microcontrollers have a built-in segment LCD driver. Three LCD driving voltage generation methods (external resistance division, capacitive split, and internal voltage boost) are supported, corresponding to a variety of segment LCD panels. They realize low current consumptionNote 1: external resistance division: 1.60 μANote 2, internal voltage boost: 1.19 μA, and capacitive split: 0.68 µA. With a lineup of 32 to 64-pin products supporting up to 280 segments, these microcontrollers are perfect for s | Quad Flat Packages | R5F10RG8GFB#70 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
R5F10RJ8GFA#50
Renesas Electronics
|
1 | RL78/L12 microcontrollers have a built-in segment LCD driver. Three LCD driving voltage generation methods (external resistance division, capacitive split, and internal voltage boost) are supported, corresponding to a variety of segment LCD panels. They realize low current consumptionNote 1: external resistance division: 1.60 μANote 2, internal voltage boost: 1.19 μA, and capacitive split: 0.68 µA. With a lineup of 32 to 64-pin products supporting up to 280 segments, these microcontrollers are perfect for s | Quad Flat Packages | R5F10RJ8GFA#50 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
HFA1135IBZ
Renesas Electronics
|
1 | The HFA1135 is a High-Speed, low power current feedback amplifier build with Intersil's proprietary complementary bipolar UHF-1 process. This amplifier features user programmable output limiting, via the VH and VL pins. The HFA1135 is the ideal choice for High-Speed, low power applications requiring output limiting (e. g. flash A/D drivers), especially those requiring fast overdrive recovery times. The limiting function allows the designer to set the maximum and minimum output levels to protect downstream s | Small Outline Packages | HFA1135IBZ |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
844S012BKI-01LFT
Renesas Electronics
|
1 | The 844S012I-01 is an optimized PCIe, sRIO and Gigabit Ethernet Frequency Synthesizer. The 844S012I-01 uses a 25MHz parallel resonant crystal to generate 33.33MHz - 200MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solution. The device supports ±0.25% center-spread, and -0.6% down-spread clocking with two spread select pins (SSC[1:0]). The VCO operates at frequency of 2GHz. The device has three output banks: Bank A with two LVDS outputs, 100MHz – 250MHz; Bank B with s | Quad Flat No-Lead | 844S012BKI-01LFT |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
1 | AEC-Q101 Qualified\r\n• For Surface Mount Application in Order to Optimize Board Space\r\n• Low Profile Package\r\n• Low Inductance\r\n• Excellent Clamping Capability\r\n• Fast Response Time: Typical Less Than 1.0ps From 0 Volts to VBR\r\nMinimum\r\n• For Bidirectional Devices Add “C” To The Suffix of\r\nThe Part Number: i.e.SMCJ1.5KE12CAHE3 for 5% Tolerance\r\n• Halogen Free. "Green" Device (Note 1)\r\n• Moisture Sensitivity Level 1\r\n• Epoxy Meets UL 94 V-0 Flammability Rating\r\n• Lead Free Finish/RoHS Compliant (Note2) ("P" S | Diodes Moulded Non Polarised | SMCJ1.5KE33CAHE3-TP |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
1 | AEC-Q101 Qualified\r\n• For Surface Mount Application in Order to Optimize Board Space\r\n• Low Profile Package\r\n• Low Inductance\r\n• Excellent Clamping Capability\r\n• Fast Response Time: Typical Less Than 1.0ps From 0 Volts to VBR\r\nMinimum\r\n• For Bidirectional Devices Add “C” To The Suffix of\r\nThe Part Number: i.e.SMCJ1.5KE12CAHE3 for 5% Tolerance\r\n• Halogen Free. "Green" Device (Note 1)\r\n• Moisture Sensitivity Level 1\r\n• Epoxy Meets UL 94 V-0 Flammability Rating\r\n• Lead Free Finish/RoHS Compliant (Note2) ("P" S | Diodes Moulded | SMCJ1.5KE130AHE3-TP |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
R5F10RJAGFA#50
Renesas Electronics
|
1 | RL78/L12 microcontrollers have a built-in segment LCD driver. Three LCD driving voltage generation methods (external resistance division, capacitive split, and internal voltage boost) are supported, corresponding to a variety of segment LCD panels. They realize low current consumptionNote 1: external resistance division: 1.60 μANote 2, internal voltage boost: 1.19 μA, and capacitive split: 0.68 µA. With a lineup of 32 to 64-pin products supporting up to 280 segments, these microcontrollers are perfect for s | Quad Flat Packages | R5F10RJAGFA#50 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
R5F10RG8GFB#V0
Renesas Electronics
|
1 | RL78/L12 microcontrollers have a built-in segment LCD driver. Three LCD driving voltage generation methods (external resistance division, capacitive split, and internal voltage boost) are supported, corresponding to a variety of segment LCD panels. They realize low current consumptionNote 1: external resistance division: 1.60 μANote 2, internal voltage boost: 1.19 μA, and capacitive split: 0.68 µA. With a lineup of 32 to 64-pin products supporting up to 280 segments, these microcontrollers are perfect for s | Quad Flat Packages | R5F10RG8GFB#V0 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
R5F10RF8AFP#30
Renesas Electronics
|
1 | RL78/L12 microcontrollers have a built-in segment LCD driver. Three LCD driving voltage generation methods (external resistance division, capacitive split, and internal voltage boost) are supported, corresponding to a variety of segment LCD panels. They realize low current consumptionNote 1: external resistance division: 1.60 μANote 2, internal voltage boost: 1.19 μA, and capacitive split: 0.68 µA. With a lineup of 32 to 64-pin products supporting up to 280 segments, these microcontrollers are perfect for s | Quad Flat Packages | R5F10RF8AFP#30 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72821L10PFG
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L10PFG |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
ISL33337EIRZ
Renesas Electronics
|
1 | The ISL33334E, ISL33337E are two port interface ICs where port 1 is configured as a dual (2 Tx, 2 Rx) RS-232 transceiver and port 2 is a single RS-485/RS-422 transceiver. The on-board charge pump generates RS-232 compliant ±5V Tx output levels from a single VCC supply as low as 3. 15V. The transceivers are RS-232 compliant, with the Rx inputs handling up to ±25V. The port 2 transceiver supports both the RS-485 and RS-422 differential communication standards. The receiver features full fail-safe operation, s | Quad Flat No-Lead | ISL33337EIRZ |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
ISL33334EIAZ-T
Renesas Electronics
|
1 | The ISL33334E, ISL33337E are two port interface ICs where port 1 is configured as a dual (2 Tx, 2 Rx) RS-232 transceiver and port 2 is a single RS-485/RS-422 transceiver. The on-board charge pump generates RS-232 compliant ±5V Tx output levels from a single VCC supply as low as 3. 15V. The transceivers are RS-232 compliant, with the Rx inputs handling up to ±25V. The port 2 transceiver supports both the RS-485 and RS-422 differential communication standards. The receiver features full fail-safe operation, s | Small Outline Packages | ISL33334EIAZ-T |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72831L10TF
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L10TF |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72821L25TFI
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L25TFI |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
EL7583IREZ
Renesas Electronics
|
1 | The EL7583 is a 3-channel DC/DC converter IC which is designed primarily for use in TFT-LCD applications. It features a PWM boost converter with 2. 7V to 14V input capability and 5V to 17V output, which powers the column drivers and provides up to 470mA @ 12V, 370mA @ 15V from 5V supply. A pair of charge pump control circuits provide regulated outputs of VON and VOFF supplies at 8V to 40V and -5V to -40V, respectively, each at up to 60mA. The EL7583 features adjustable switching frequency, adjustable soft s | Small Outline Packages | EL7583IREZ |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72831L10PFG
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L10PFG |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72841L15TFI8
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L15TFI8 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72841L10TF
Renesas Electronics
|
1 | The 72841 is a 4K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72841L10TF |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72831L15TFI8
Renesas Electronics
|
1 | The 72831 is a 2K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72231 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72831 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72831L15TFI8 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
72821L15PF8
Renesas Electronics
|
1 | The 72821 is a 1K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72221 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72821 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72821L15PF8 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
ADR4533ARZ
Analog Devices
|
1 | ► Maximum temperature coefficient (TCVOUT):\r\n► 0.8 ppm/°C (D grade 0°C to 70°C)\r\n► 1 ppm/°C (C grade 0°C to 70°C)\r\n► 2 ppm/°C (B grade −40°C to +125°C)\r\n► 4 ppm/°C (A grade −40°C to +125°C)\r\n► Output noise (0.1 Hz to 10 Hz):\r\n► 1 μV p-p at VOUT of 2.048 V typical\r\n► Initial output voltage error:\r\n► B, C, D grade: ±0.02% (maximum)\r\n► Input voltage range: 3 V to 15 V\r\n► Operating temperature:\r\n► A grade and B grade: −40°C to +125°C\r\n► C grade and D grade: 0°C to +70°C\r\n► Output current: +10 mA source/−10 mA s | Small Outline Packages | ADR4533ARZ |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
ADR4540BRZ-R7
Analog Devices
|
1 | ► Maximum temperature coefficient (TCVOUT):\r\n► 0.8 ppm/°C (D grade 0°C to 70°C)\r\n► 1 ppm/°C (C grade 0°C to 70°C)\r\n► 2 ppm/°C (B grade −40°C to +125°C)\r\n► 4 ppm/°C (A grade −40°C to +125°C)\r\n► Output noise (0.1 Hz to 10 Hz):\r\n► 1 μV p-p at VOUT of 2.048 V typical\r\n► Initial output voltage error:\r\n► B, C, D grade: ±0.02% (maximum)\r\n► Input voltage range: 3 V to 15 V\r\n► Operating temperature:\r\n► A grade and B grade: −40°C to +125°C\r\n► C grade and D grade: 0°C to +70°C\r\n► Output current: +10 mA source/−10 mA s | Small Outline Packages | ADR4540BRZ-R7 |
3
|
Download Model | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||