7285- Footprint, Symbol and 3D Model search results

Showing 25 of 8245 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	7285L20PA Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L20PA	3D model available Symbol and footprint available 3	1 Download Model
	7285L15PAGI8 Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L15PAGI8	3D model available Symbol and footprint available 3	1 Download Model
	7285L12PA8 Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L12PA8	3D model available Symbol and footprint available 3	1 Download Model
	7285L12PAG Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L12PAG	3D model available Symbol and footprint available 3	1 Download Model

	7285L15PAI8 Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L15PAI8	3D model available Symbol and footprint available 3	1 Download Model
	7285L15PAI Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L15PAI	3D model available Symbol and footprint available 3	1 Download Model
	7285L12PAG8 Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L12PAG8	3D model available Symbol and footprint available 3	1 Download Model
	7285L15PA8 Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L15PA8	3D model available Symbol and footprint available 3	1 Download Model
	7285L15PA Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L15PA	3D model available Symbol and footprint available 3	1 Download Model
	7285L12PA Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L12PA	3D model available Symbol and footprint available 3	1 Download Model
	7285L20PA8 Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L20PA8	3D model available Symbol and footprint available 3	1 Download Model
	7285L15PAGI Renesas Electronics	1	The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.	Small Outline Packages	7285L15PAGI	3D model available Symbol and footprint available 3	1 Download Model
	REG1117-2.85/2K5 Texas Instruments	1	LDO Regulator Pos 2.85V 0.8A 4-Pin(3+Tab) SOT-223 T/R	SOT223 (3-Pin)	REG1117-2.85/2K5	3D model available Symbol and footprint available 3	1 Download Model
	REG1117-2.85 Texas Instruments	1	1A Low Dropout Positive Regulator	SOT223 (3-Pin)	REG1117-2.85	3D model available Symbol and footprint available 3	1 Download Model
	R5F72856D100FPV Renesas Electronics	1	32bit SH7285 Microcontroller, 100MHz, 768 kB Flash, 144-Pin LQFP	Quad Flat Packages	R5F72856D100FPV	3D model available Symbol and footprint available 3	1 Download Model

	1877285-2 TE Connectivity	1	Configuration Features: Number of Power Positions 2 \| Number of Positions 2 \| PCB Mount Orientation Vertical \| Number of Rows 1 \| Contact Features: PCB Contact Termination Area Plating Material Tin \| Mating Post Length .306 INCH \| Contact Base Material Brass \| Contact Retention Within Housing Without \| Contact Mating Area Plating Material Tin \| Contact Layout Inline \| Contact Type Pin \| PCB Contact Termination Area Plating Material Thickness .8 MICM \| Mating Post Length 7.78 MM \| PCB Contact Termination Are	Other	1877285-2	3D model available Symbol and footprint available 3	1 Download Model
	1728580000 Weidmüller	1	PCB connector (board connection), 125 V, 10 A, Pitch in mm: 3.50, Number of poles: 28, THT solder connection, Box	Other	1728580000	3D model available Symbol and footprint available 3	1 Download Model
	2-6437285-8 TE Connectivity	1	Body Features: Primary Product Color Black \| Configuration Features: Number of Positions 26 \| Number of Rows 4 \| PCB Mount Orientation Horizontal \| Number of Signal Positions 26 \| Contact Features: Contact Mating Area Plating Material Gold \| Mating Pin Diameter .039 INCH \| Contact Size 1mm \| Mating Pin Diameter 1 MM \| Contact Type Pin \| Dimensions: Connector Length 1.56 INCH \| Connector Width 23 MM \| Profile Height from PCB .843 INCH \| Profile Height from PCB 21.4 MM \| Connector Length 39.6 MM \| Connector W	Other	2-6437285-8	3D model available Symbol and footprint available 3	1 Download Model
	1728530000 Weidmüller	1	PCB connector (board connection), 125 V, 10 A, Pitch in mm: 3.50, Number of poles: 18, THT solder connection, Box	Other	1728530000	3D model available Symbol and footprint available 3	1 Download Model
	R5F72856D100FP#U2 Renesas Electronics	1	SH7285, SH7286 group are high-end single chip microcontroller incorporating an SH-2A core which realized up to 100MHz operation. The SH7286 and SH7285 incorporates large capacity Flash memory (SH7286:1MB, SH7285:768KB). The SH7286 also incorporates register banks. When an interrupt occurs, CPU internal register information is stored in registers at high speed. This makes it possible to improve real-time control performance greatly. The SH7286 also incorporates various peripheral functions suitable for indus	Quad Flat Packages	R5F72856D100FP#U2	3D model available Symbol and footprint available 3	1 Download Model
	72851L15TF Renesas Electronics	1	The 72851 is a 8K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72851 architecture lends itself to many flexible configurations s	Quad Flat Packages	72851L15TF	3D model available Symbol and footprint available 3	1 Download Model
	72851L25TF8 Renesas Electronics	1	The 72851 is a 8K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72851 architecture lends itself to many flexible configurations s	Quad Flat Packages	72851L25TF8	3D model available Symbol and footprint available 3	1 Download Model
	BD7285FV-LBE2 ROHM Semiconductor	1	Nano Cap™, Low Noise Rail-to-Rail Input/Output High Speed CMOS Operational Amplifiers	Small Outline Packages	BD7285FV-LBE2	3D model available Symbol and footprint available 3	1 Download Model
	1877285-8 TE Connectivity	1	Configuration Features: Number of Rows 1 \| Number of Power Positions 8 \| Number of Positions 8 \| PCB Mount Orientation Vertical \| Contact Features: Contact Current Rating (Max) 8 AMP \| PCB Contact Termination Area Plating Material Thickness 1 MICM \| PCB Contact Termination Area Plating Material Thickness 31.49 MICIN \| PCB Contact Termination Area Plating Material Tin \| Mating Post Length 7.78 MM \| PCB Contact Termination Area Plating Material Thickness 39.37 MICIN \| Contact Mating Area Plating Material Tin	Other	1877285-8	3D model available Symbol and footprint available 3	1 Download Model
	1728520000 Weidmüller	1	PCB connector (board connection), 125 V, 10 A, Pitch in mm: 3.50, Number of poles: 16, THT solder connection, Box	Other	1728520000	3D model available Symbol and footprint available 3	1 Download Model
1 2 3 4 5 6 7 8 9

Can't find what you're looking for? Request this part

7285- Model Download Search Results

Popular FIFOs