7285- Model Download Search Results
Showing 25 of 8244 results
Price & Stock Powered by 
Findchips
Findchips
Filter by Manufacturer
| Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action |
|---|
| Image | Part Number | D.S | Description | Package Category | Prices / Stock | Model | Action | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
7285L20PA
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L20PA |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L15PAGI8
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L15PAGI8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L12PA8
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L12PA8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L15PAI8
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L15PAI8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L12PAG
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L12PAG |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L15PAI
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L15PAI |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L12PAG8
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L12PAG8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L15PA8
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L15PA8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L12PA
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L12PA |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L15PA
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L15PA |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L20PA8
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L20PA8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
7285L15PAGI
Renesas Electronics
|
1 | The 7285 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. | Small Outline Packages | 7285L15PAGI |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
R5F72856D100FPV
Renesas Electronics
|
1 | 32bit SH7285 Microcontroller, 100MHz, 768 kB Flash, 144-Pin LQFP | Quad Flat Packages | R5F72856D100FPV |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
REG1117-2.85/2K5
Texas Instruments
|
1 | LDO Regulator Pos 2.85V 0.8A 4-Pin(3+Tab) SOT-223 T/R | SOT223 (3-Pin) | REG1117-2.85/2K5 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
REG1117-2.85
Texas Instruments
|
1 | 1A Low Dropout Positive Regulator | SOT223 (3-Pin) | REG1117-2.85 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
1877285-8
TE Connectivity
|
1 | Configuration Features: Number of Rows 1 | Number of Power Positions 8 | Number of Positions 8 | PCB Mount Orientation Vertical | Contact Features: Contact Current Rating (Max) 8 AMP | PCB Contact Termination Area Plating Material Thickness 1 MICM | PCB Contact Termination Area Plating Material Thickness 31.49 MICIN | PCB Contact Termination Area Plating Material Tin | Mating Post Length 7.78 MM | PCB Contact Termination Area Plating Material Thickness 39.37 MICIN | Contact Mating Area Plating Material Tin | Other | 1877285-8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72851L15TFI8
Renesas Electronics
|
1 | The 72851 is a 8K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72851 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72851L15TFI8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
1728520000
Weidmüller
|
1 | PCB connector (board connection), 125 V, 10 A, Pitch in mm: 3.50, Number of poles: 16, THT solder connection, Box | Other | 1728520000 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
R5F72855N100FP#U2
Renesas Electronics
|
1 | SH7285, SH7286 group are high-end single chip microcontroller incorporating an SH-2A core which realized up to 100MHz operation. The SH7286 and SH7285 incorporates large capacity Flash memory (SH7286:1MB, SH7285:768KB). The SH7286 also incorporates register banks. When an interrupt occurs, CPU internal register information is stored in registers at high speed. This makes it possible to improve real-time control performance greatly. The SH7286 also incorporates various peripheral functions suitable for indus | Quad Flat Packages | R5F72855N100FP#U2 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
R5F72855D100FP#U2
Renesas Electronics
|
1 | SH7285, SH7286 group are high-end single chip microcontroller incorporating an SH-2A core which realized up to 100MHz operation. The SH7286 and SH7285 incorporates large capacity Flash memory (SH7286:1MB, SH7285:768KB). The SH7286 also incorporates register banks. When an interrupt occurs, CPU internal register information is stored in registers at high speed. This makes it possible to improve real-time control performance greatly. The SH7286 also incorporates various peripheral functions suitable for indus | Quad Flat Packages | R5F72855D100FP#U2 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72851L10TF8
Renesas Electronics
|
1 | The 72851 is a 8K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72851 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72851L10TF8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
1727285
Phoenix Contact
|
1 | MKDS 1/ 7-3,81 SMD BK - Printed circuit board terminal, nominal current: 8 A, rated voltage (III/2): 160 V, nominal cross section: 1 mm2, number of potentials: 7, number of rows: 1, number of positions per row: 7, product range: MKDS 1/..-SMD, pitch: 3.81 mm, connection method: Screw connection with tension sleeve, screw head form: L Slotted, mounting: SMD soldering, conductor/PCB connection direction: 0 °, color: black, Pin layout: Linear pad geometry, number of solder pins per potential: 1, typ | Other | 1727285 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
2-6437285-8
TE Connectivity
|
1 | Body Features: Primary Product Color Black | Configuration Features: Number of Positions 26 | Number of Rows 4 | PCB Mount Orientation Horizontal | Number of Signal Positions 26 | Contact Features: Contact Mating Area Plating Material Gold | Mating Pin Diameter .039 INCH | Contact Size 1mm | Mating Pin Diameter 1 MM | Contact Type Pin | Dimensions: Connector Length 1.56 INCH | Connector Width 23 MM | Profile Height from PCB .843 INCH | Profile Height from PCB 21.4 MM | Connector Length 39.6 MM | Connector W | Other | 2-6437285-8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
1728580000
Weidmüller
|
1 | PCB connector (board connection), 125 V, 10 A, Pitch in mm: 3.50, Number of poles: 28, THT solder connection, Box | Other | 1728580000 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
72851L25TF8
Renesas Electronics
|
1 | The 72851 is a 8K x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72851 architecture lends itself to many flexible configurations s | Quad Flat Packages | 72851L25TF8 |
3
|
Download Model | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
![Part Image](["https://componentsearchengine.com/2D/0T/13935728.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/11320797.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935723.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935727.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/11320794.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935726.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/11320795.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935725.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935722.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935724.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935729.3.1.png",null,null])
![Part Image](["https://componentsearchengine.com/Images/1/7285L15PAGI.jpg",null,null])
![Part Image](["https://media.rs-online.com/t_large/R6634044-01.jpg",null,null])
![Part Image](["https://componentsearchengine.com/Images/9/REG1117-2.85_2K5.jpg",null,"//content.supplyframe.com/images/process/fit-in/100x100/p/2477_REG1117.jpg"])
![Part Image](["https://componentsearchengine.com/Images/9/REG1117-2.85.jpg",null,"//content.supplyframe.com/images/process/fit-in/100x100/p/2477_REG1117.jpg"])
![Part Image](["https://www.te.com/content/dam/te-com/catalog/part/018/772/858/1877285-8-t1.jpg/jcr:content/renditions/product-details.png","https://www.te.com/content/dam/te-com/catalog/part/018/772/858/1877285-8-t1.jpg/jcr:content/renditions/product-details.png",null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935713.3.1.png",null,null])
![Part Image](["https://assets.dam.weidmueller.com/assets/api/a2aa55ff-5d8c-4c43-b5f0-11f2e23cfe72/Distri_Normal_800/17285200009999.jpg","https://assets.dam.weidmueller.com/assets/api/a2aa55ff-5d8c-4c43-b5f0-11f2e23cfe72/Distri_Normal_800/17285200009999.jpg",null])
![Part Image](["https://media.rs-online.com/t_large/R9028230P-01.jpg",null,null])
![Part Image](["https://componentsearchengine.com/Images/9/R5F72855D100FP#U2.jpg",null,null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935705.3.1.png",null,null])
![Part Image](["https://caas.phoenixcontact.com/caas/v1/stable/media/115846/full/b148?format=jpg","https://caas.phoenixcontact.com/caas/v1/stable/media/115846/full/b148?format=jpg",null])
![Part Image](["https://www.te.com/content/dam/te-com/catalog/part/264/372/858/2-6437285-8-t1.jpg/jcr:content/renditions/product-details.png","https://www.te.com/content/dam/te-com/catalog/part/264/372/858/2-6437285-8-t1.jpg/jcr:content/renditions/product-details.png",null])
![Part Image](["https://assets.dam.weidmueller.com/assets/api/a1a9f4ec-38a0-443f-8698-65c73996a10a/Distri_Normal_800/1728580000_iso_bottom.jpg","https://assets.dam.weidmueller.com/assets/api/a1a9f4ec-38a0-443f-8698-65c73996a10a/Distri_Normal_800/1728580000_iso_bottom.jpg",null])
![Part Image](["https://componentsearchengine.com/2D/0T/13935719.3.1.png",null,null])
Can't find what you're looking for?
Request this part