Clock Drivers Footprint, Symbol and 3D Model search results

Showing 25 of 35725 results

Price & Stock Powered by

Filter by Manufacturer

Image	Part Number	D.S	Description	Package Category	Prices / Stock	Model	Action
	5PB1108PGGI8 Renesas Electronics	1	The 5PB1108 is a high-performance 1:8 LVCMOS clock buffer. It has best-in-class Additive Phase Jitter of 50 fsec RMS. The 5PB1108 also supports an Output Enable function. It is available in 16-pin QFN and TSSOP packages and can operate from a 1.8 V to 3.3 V supply.	Small Outline Packages	5PB1108PGGI8	3D model available Symbol and footprint available 3	1 Download Model
	2308-1HDCGI8 Renesas Electronics	1	The 2308 is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The 2308 has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the i	Small Outline Packages	2308-1HDCGI8	3D model available Symbol and footprint available 3	1 Download Model
	671M-01LF Renesas Electronics	1	Zero Delay, Low Skew Buffer and Multiplier	Small Outline Packages	671M-01LF	3D model available Symbol and footprint available 3	1 Download Model
	551SCMGI8 Renesas Electronics	1	The 551S is a low cost, high-speed single input to four output LVCMOS clock buffer. The 551S has best in class Additive Phase Jitter of sub 50 fsec.	Small Outline No-lead	551SCMGI8	3D model available Symbol and footprint available 3	1 Download Model

	9DBL0751BKILFT Renesas Electronics	1	The 9DBL0751 device is a member of IDT's 3.3V full-featured PCIe clock family. The 9DBL0751 device supports PCIe Gen1-4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. The device's integrated output terminations provide a direct connection to 85Ω transmission lines. The 9DBL07P1 can be factory programmed with a user-defined power up default SMBus configuration.For information regarding evaluation boards and material, please contact your local IDT sales representative.	Quad Flat No-Lead	9DBL0751BKILFT	3D model available Symbol and footprint available 3	1 Download Model
	83052AGI-01LFT Renesas Electronics	1	The 83052I-01 is a 2-bit, 2:1, Single-ended Multiplexer and a member of the family of High Performance Clock Solutions from IDT. The 83052I-01 has two selectable single-ended clock inputs and two single-ended clock outputs. The output has a VDDO pin which may be set at 3.3V, 2.5V, or 1.8V, making the device ideal for use in voltage translation applications. An output enable pin places the output in a high impedance state which may be useful for testing or debug. Possible applications include systems with up	Small Outline Packages	83052AGI-01LFT	3D model available Symbol and footprint available 3	1 Download Model
	9DB433AGLFT Renesas Electronics	1	The 9DB433 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB433 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator.	Small Outline Packages	9DB433AGLFT	3D model available Symbol and footprint available 3	1 Download Model
	RC19004AGNL#KB0 Renesas Electronics	1	The RC19004 is a 4-output PCIe Gen6 buffer that is backward compatible with earlier PCIe generations. The RC19004 provides ultra-low additive jitter and reduced in-to-out delay performance for better design margin and incorporates several features for easier and more robust design.	Quad Flat No-Lead	RC19004AGNL#KB0	3D model available Symbol and footprint available 3	1 Download Model
	98ULPA877AKLF Renesas Electronics	1	1.8V Low power 1 to 10 differential clock distribution. Operating frequency: 125MHz to 410MHz	Quad Flat No-Lead	98ULPA877AKLF	3D model available Symbol and footprint available 3	1 Download Model
	74FCT3807AQGI Renesas Electronics	1	The FCT3807/A 3.3V clock driver is built using advanced dual metal CMOS technology. This low skew clock driver offers 1:10 fanout. The large fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. The FCT3807/A offers low capacitance inputs with hysteresis for improved noise margins. Multiple power and grounds reduce noise. Typical applications are clock and signal distribution.	Small Outline Packages	74FCT3807AQGI	3D model available Symbol and footprint available 3	1 Download Model
	23S09E-1HPGG Renesas Electronics	1	3.3V Zero Delay Clock Buffer, Spread Spectrum Compatible	Small Outline Packages	23S09E-1HPGG	3D model available Symbol and footprint available 3	1 Download Model
	5PB1204CMGK8 Renesas Electronics	1	The 5PB1204 is a high-performance TCXO / LVCMOS clock fanout buffer with individual OE pin for each output. The CLKIN pin can accept either a square wave (LVCMOS) or clipped sine wave (such as TCXO clipped sine wave output) as input.The 5PB1204 has industry-leading low jitter and extremely low current consumption, making it ideal for smart mobile devices.	Quad Flat No-Lead	5PB1204CMGK8	3D model available Symbol and footprint available 3	1 Download Model
	527R-01ILFT Renesas Electronics	1	The 527-01 Clock Slicer is the most flexible way to generate an output clock from an input clock with zero skew. The user can easily configure the device to produce nearly any output clock that is multiplied or divided from the input clock. The part supports non-integer multiplications and divisions. A SYNC pulse indicates when the rising clock edges are aligned with zero skew. Using Phase-Locked Loop (PLL) techniques, the device accepts an input clock up to 200 MHz and produces an output clock up to 160 MH	Small Outline Packages	527R-01ILFT	3D model available Symbol and footprint available 3	1 Download Model
	9ZX21901DKLFT Renesas Electronics	1	The 9ZX21901D is a second generation DB1900Z differential buffer for Intel Purley and newer platforms. The part is backwards compatible to the 9ZX21901C while offering much improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications. In bypass mode, the 9ZX21901D can provide outputs up to 400MHz.	Quad Flat No-Lead	9ZX21901DKLFT	3D model available Symbol and footprint available 3	1 Download Model
	5V41067APGGI8 Renesas Electronics	1	The 5V41067A is a 2:4 differential clock mux for PCI Express applications. It has very low additive jitter making it suitable for use in PCIe Gen2 and Gen3 systems. The 5V41067A selects between 1 of 2 differential HCSL inputs to fanout to 4 differential HCSL output pairs. The outputs can also be terminated to LVDS.	Small Outline Packages	5V41067APGGI8	3D model available Symbol and footprint available 3	1 Download Model

	86004BGILF Renesas Electronics	1	The 86004I is a high performance 1:4 LVCMOS/LVTTL Clock Buffer. The 86004I has a fully integrated PLL and can be configured as zero delay buffer and has an input and output frequency range of 15.625MHz to 62.5MHz. The VCO operates at a frequency range of 250MHz to 500MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed	Small Outline Packages	86004BGILF	3D model available Symbol and footprint available 3	1 Download Model
	9ZXL0852EKILF Renesas Electronics	1	The 9ZXL0852E is a second-generation, enhanced performance DB800ZL differential buffer. The part is pin-compatible to the 9ZXL0851A while offering a much improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications. The 9ZXL0852E has an SMBus Write Lockout pin for increased device and system security.	Quad Flat No-Lead	9ZXL0852EKILF	3D model available Symbol and footprint available 3	1 Download Model
	8T49N4811NLGI8 Renesas Electronics	1	The 8T49N4811 is a highly flexible FemtoClock® NG pin-programmable clock generator suitable for networking and communications applications. It is able to generate five different output frequencies with multiple copies of each. A fundamental mode crystal, single-ended, or differential input reference may be used as the source for the output frequency. The use of pin-programming to select the input source / frequency, desired output frequencies and output styles allow a single device to be used in a wide vari	Quad Flat No-Lead	8T49N4811NLGI8	3D model available Symbol and footprint available 3	1 Download Model
	97ULP845AHLF Renesas Electronics	1	Low skew, low jitter PLL clock driver; 1 to 5 differential clock distribution (SSTL_18)	BGA	97ULP845AHLF	3D model available Symbol and footprint available 3	1 Download Model
	8523AGI-03LN Renesas Electronics	1	The 8523I-03 is a low skew, high performance 1-to-4 Differential-to-LVHSTL fanout buffer. The 8523I-03 has two selectable clock inputs. The input pairs can accept most standard differential input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8523I-03 ideal for those applications demanding well defined performance and repeatability.	Small Outline Packages	8523AGI-03LN	3D model available Symbol and footprint available 3	1 Download Model
	RC19108AGND#KB0 Renesas Electronics	1	The RC19108 is a 1.8V 8-output PCIe Gen7 buffer that is backward compatible with earlier PCIe generations. The RC19108 provides ultra-low additive jitter and reduced in-to-out delay performance for better design margin and incorporates several features for easier and more robust design.	Quad Flat No-Lead	RC19108AGND#KB0	3D model available Symbol and footprint available 3	1 Download Model
	49FCT805BTQG Renesas Electronics	1	This buffer/clock driver is built using advanced dual metal CMOS technology. The FCT805T is a non-inverting clock driver consisting of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible input. This part has extremely low output skew, pulse skew, and package skew. The device has a "heart-beat" monitor for diagnostics and PLL driving. The monitor output is identical to all other outputs and complies with the output specifications in this document. The FCT805T is designed	Small Outline Packages	49FCT805BTQG	3D model available Symbol and footprint available 3	1 Download Model
	8530DYLF/W Renesas Electronics	1	The 8530 is a low skew, 1-to-16 Differential-to- 2.5V LVPECL Fanout Buffer. The CLK, nCLK pair can accept most standard differential input levels. The high gain differential amplifier accepts peak-to-peak input voltages as small as 150mV, as long as the common mode voltage is within the specified minimum and maximum range. Guaranteed output and part-to-part skew characteristics make the 8530 ideal for those clock distribution applications demanding well defined performance and repeatability.	Quad Flat Packages	8530DYLF/W	3D model available Symbol and footprint available 3	1 Download Model
	621MLFT Renesas Electronics	1	The 621 is a low skew, single input to four output, clock buffer. The device operates from a single 1.2 to 1.8 volt supply and has a 3.3 volt tolerant input, making it ideal for level translation. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.	Small Outline Packages	621MLFT	3D model available Symbol and footprint available 3	1 Download Model
	9DB233AGLF Renesas Electronics	1	The 9DB233 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB233 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without Spread-Spectrum clocking. An SMBus interface allows control of the PLL bandwidth and bypass options, while 2 clock request (OE#) pins make the 9D	Small Outline Packages	9DB233AGLF	3D model available Symbol and footprint available 3	1 Download Model
5 6 7 8 9 10 11 12 13

Can't find what you're looking for? Request this part

Clock Drivers Model Download Search Results

Popular Clock Drivers